Automatic FIR Filter Generation for FPGAs
暂无分享,去创建一个
[1] D. Massicotte,et al. Automatic design of VLSI pipelined LMS architectures , 2000, Proceedings International Conference on Parallel Computing in Electrical Engineering. PARELEC 2000.
[2] Ed F. Deprettere,et al. Compaan: deriving process networks from Matlab for embedded signal processing architectures , 2000, CODES '00.
[3] Jürgen Teich,et al. Design Space Exploration for Massively Parallel Processor Arrays , 2001, PaCT.
[4] Jürgen Teich,et al. Automatic Synthesis of FPGA Processor Arrays from Loop Algorithms , 2004, The Journal of Supercomputing.
[5] Scott A. Mahlke,et al. High-level synthesis of nonprogrammable hardware accelerators , 2000, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors.
[6] Michael Wolfe,et al. High performance compilers for parallel computing , 1995 .
[7] B. Ramakrishna Rau,et al. PICO: Automatically Designing Custom Computers , 2002, Computer.
[8] CJ Glossner,et al. Automatic VHDL model generation of parameterized FIR filters , 2003 .
[9] Jürgen Teich,et al. Exact Partitioning of Affine Dependence Algorithms , 2002, Embedded Processor Design Challenges.
[10] Jürgen Teich,et al. Regular mapping for coarse-grained reconfigurable architectures , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.
[11] Michael F. P. O'Boyle,et al. Embedded Processor Design Challenges , 2002 .
[12] Uwe Eckhardt,et al. Hierarchical algorithm partitioning at system level for an improved utilization of memory structures , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..