A Reconfigurable DT $\Delta \Sigma $ Modulator for Multi-Standard 2G/3G/4G Wireless Receivers

The popularity of fourth generation (4G) cellular communication technology, and the concurrent predominance of second (2G) and third generation (3G) systems have made multi-standard wireless transceivers a necessity. This paper describes the system level planning, the architectural design, and the VLSI implementation of a reconfigurable discrete-time ΔΣ ADC for a multi-standard 2G/3G/4G wireless receiver. We present an optimized switched-capacitor loop filter implementation that maximizes the achievable sampling rate by deploying an early regeneration of the quantizer. Reconfigurability is mainly realized at the architectural level by adapting the oversampling ratio and the quantizer resolution, depending on the mode, to achieve the required dynamic range. Implemented in a 130 nm CMOS technology, and occupying an area of 0.31 mm2, the modulator runs at a maximum sampling rate of 450 MHz. The ADC achieves 87 dB and 63 dB DR in a 100 kHz and 25 MHz bandwidth, respectively. The effective resolution ranges from 13.2 bit to 9.7 bit at a scalable power consumption between 3.4 mW and 56.7 mW from a single 1.2 V supply. An open loop reference buffer is embedded on-chip to generate the required reference voltage levels (without the need for external components) making the modulator suitable for fully integrated cellular transceivers.

[1]  Qiuting Huang,et al.  A 0.13µm CMOS 0.1–20MHz bandwidth 86–70dB DR multi-mode DT ΔΣ ADC for IMT-Advanced , 2010, 2010 Proceedings of ESSCIRC.

[2]  Thomas Christen.  Multi-Mode Delta-Sigma A/D-Converters for Multi-Standard Wireless Receivers , 2010 .

[3]  Mark Vesterbacka,et al.  Thermometer-to-binary decoders for flash analog-to-digital converters , 2007, 2007 18th European Conference on Circuit Theory and Design.

[4]  Behzad Razavi,et al.  Principles of Data Conversion System Design , 1994 .

[5]  Maurits Ortmanns,et al.  A configurable cascaded continuous-time ΔΣ modulator with up to 15MHz bandwidth , 2010, 2010 Proceedings of ESSCIRC.

[6]  Kofi A. A. Makinwa,et al.  A 4 GHz Continuous-Time ΔΣ ADC , 2014 .

[7]  David J. Allstot,et al.  Considerations for fast settling operational amplifiers , 1990 .

[8]  Pio Balmelli.  Broadband Sigma-Delta A/D Converters , 2003 .

[9]  Debasish Behera,et al.  A 16MHz BW 75dB DR CT ΔΣ ADC compensated for more than one cycle excess loop delay , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[10]  Thomas Burger.  Optimal design of operational transconductance amplifiers with application for low power ΔΣ modulators , 2002 .

[11]  Thomas Burger,et al.  A 13.5mW, 185 MSample/s ΔΣ-modulator for UMTS/GSM dual-standard IF reception , 2001 .

[12]  M. Bolatkale,et al.  A 4 GHz Continuous-Time $\Delta\Sigma$ ADC With 70 dB DR and $-$74 dBFS THD in 125 MHz BW , 2011, IEEE Journal of Solid-State Circuits.

[13]  Zhao Li,et al.  A Reconfigurable $\Delta\Sigma$ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Debasish Behera,et al.  A 16 MHz BW 75 dB DR CT $\Delta\Sigma$ ADC Compensated for More Than One Cycle Excess Loop Delay , 2012, IEEE Journal of Solid-State Circuits.

[15]  Thomas Emanuel Dellsperger.  Reconfigurability of RF receivers for evolved cellular communications , 2010 .

[16]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[17]  F. Borghetti,et al.  A Programmable 10b up-to-6MS/s SAR-ADC Featuring Constant-FoM with On-Chip Reference Voltage Buffers , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[18]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[19]  Michael H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time � ADC With VCO-Based Integrator and Quantizer Implemented in 0 . 13 � m CMOS , 2009 .

[20]  Maurits Ortmanns,et al.  Continuous time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations , 2006 .

[21]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[22]  Teng-Hung Chang,et al.  Fourth-Order Cascaded $\Sigma \Delta$ Modulator Using Tri-Level Quantization and Bandpass Noise Shaping for Broadband Telecommunication Applications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Michiel Steyaert,et al.  A Single-Bit 500 kHz-10 MHz Multimode Power-Performance Scalable 83-to-67 dB DR CTΔΣ for SDR in 90 nm Digital CMOS , 2010, IEEE Journal of Solid-State Circuits.

[24]  Jing Li,et al.  An energy-efficient 5-MHz to 20-MHz, 12-bit reconfigurable continuous-time ΣΔ modulator for 4G-LTE application , 2013, International Symposium on Low Power Electronics and Design (ISLPED).

[25]  Yannis Tsividis.  Moderate inversion in MOS devices , 1982 .

[26]  José Manuel de la Rosa,et al.  Sigma-Delta Modulators: Tutorial Overview, Design Guide, and State-of-the-Art Survey , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[27]  Qiuting Huang,et al.  A 25-MS/s 14-b 200-mW /spl Sigma//spl Delta/ Modulator in 0.18-/spl mu/m CMOS , 2004, IEEE Journal of Solid-State Circuits.

[28]  M.H. Perrott,et al.  A 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time $\Delta\Sigma$ ADC With VCO-Based Integrator and Quantizer Implemented in 0.13 $\mu$m CMOS , 2009, IEEE Journal of Solid-State Circuits.

[29]  John G. Kauffman,et al.  A 72 dB DR, CT ΔΣ Modulator Using Digitally Estimated, Auxiliary DAC Linearization Achieving 88 fJ/conv-step in a 25 MHz BW , 2014, IEEE Journal of Solid-State Circuits.

[30]  Michiel Steyaert,et al.  A Difference Reference Voltage Buffer for ΔΣ-Converters , 2002 .

[31]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[32]  Willy Sansen,et al.  Analog Circuit Design Optimization based on Symbolic Simulation and Simulated Annealing , 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference.

[33]  Peng Gao,et al.  A 2.8-to-8.5mW GSM/bluetooth/UMTS/DVB-H/WLAN fully reconfigurable CTΔΣ with 200kHz to 20MHz BW for 4G radios in 90nm digital CMOS , 2010, 2010 Symposium on VLSI Circuits.

[34]  David Alldred,et al.  A Reconfigurable ΔΣ ADC With Up to 100 MHz Bandwidth Using Flash Reference Shuffling. , 2014 .

[35]  Yves Rolain,et al.  Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS , 2010, IEEE Journal of Solid-State Circuits.

[36]  Keng L. Wong,et al.  A PLL clock generator with 5 to 110 MHz of lock range for microprocessors , 1992 .

[37]  Pedro M. Figueiredo,et al.  Kickback noise reduction techniques for CMOS latched comparators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[38]  Pietro Andreani,et al.  A Filtering ΔΣ ADC for LTE and Beyond , 2014, IEEE Journal of Solid-State Circuits.

[39]  Takaya Yamamoto,et al.  A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver , 2013, IEEE Journal of Solid-State Circuits.

[40]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[41]  T. Burger,et al.  A 13.5mW, 185 MSample/s /spl Delta//spl Sigma/-modulator for UMTS/GSM dual-standard IF reception , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).