Delay test generation. I. Concepts and coverage metrics

An approach to test for delay faults is presented. A variable size delay fault model is used to represent these failures. The nominal gate delays with the manufacturing tolerances are an integral part of the model and are used in the propagation of simplified waveforms through the logic network. The faulty waveforms are functions of the variable-size delay fault. For each fault and test pattern, a threshold is computed such that this fault is detected if its size exceeds epsilon . This threshold is used (along with the minimum slack at the fault site) to determine a metric called quality. The quality of detection for a fault measures how close the test came to exposing the ideally smallest-size fault at that point. This metric (together with the traditional fault coverage) gives a complete measure of the goodness of the test.<<ETX>>

[1]  Robert A. Rasmussen,et al.  Delay test generation , 1977, DAC '77.

[2]  Barry K. Rosen,et al.  Delay test generation. II. Algebra and algorithms , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  M. Abramovici,et al.  SMART And FAST: Test Generation for VLSI Scan-Design Circuits , 1986, IEEE Design & Test of Computers.

[4]  Hsi Ching Shih,et al.  TESTING OF MOS VLSI CIRCUITS. , 1985 .

[5]  Robert B. Hitchcock,et al.  Timing Analysis of Computer Hardware , 1982, IBM J. Res. Dev..

[6]  Barry K. Rosen,et al.  Comparison of AC Self-Testing Procedures , 1983, ITC.

[7]  Melvin A. Breuer,et al.  Diagnosis and Reliable Design of Digital Systems , 1977 .

[8]  Yashwant K. Malaiya,et al.  Modeling and Testing for Timing Faults in Synchronous Sequential Circuits , 1984, IEEE Design & Test of Computers.

[9]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[10]  Jacob Savir,et al.  Random Pattern Testability of Delay Faults , 1988, IEEE Trans. Computers.

[11]  W. Kent Fuchs,et al.  FAULT CHARACTERIZATION AND DELAY FAULT TESTING OF GAAS LOGIC CIRCUITS. , 1987 .

[12]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  S. Koeppe,et al.  Modeling and Simulation of Delay Faults in CMOS Logic Circuits , 1986, International Test Conference.

[15]  Thomas M. Storey,et al.  Delay test simulation , 1977, DAC '77.