Damascene copper electroplating for chip interconnections
暂无分享,去创建一个
Panayotis C. Andricacos | Hariklia Deligianni | John O. Dukovic | Jean Horkans | Cyprian Uzoh | J. Dukovic | J. Horkans | P. C. Andricacos | C. Uzoh | H. Deligianni
[1] John O. Dukovic,et al. Feature-scale simulation of resist-patterned electrodeposition , 1993, IBM J. Res. Dev..
[2] Chao-Kun Hu,et al. Copper interconnections and reliability , 1998 .
[3] John O. Dukovic,et al. Simulation of Leveling in Electrodeposition , 1990 .
[4] S. Das,et al. A high performance 1.8 V, 0.20 /spl mu/m CMOS technology with copper metallization , 1997, International Electron Devices Meeting. IEDM Technical Digest.
[5] Daniel C. Edelstein,et al. VLSI on-chip interconnection performance simulations and measurements , 1995, IBM J. Res. Dev..
[6] Madhav Datta,et al. Electrochemical Fabrication of Mechanically Robust PbSn C4 Interconnections , 1995 .
[7] Charles W. Tobias,et al. The Effect of Inhibitor Transport on Leveling in Electrodeposition , 1991 .