AMICAL: An interactive high level synthesis environment

The AMICAL architectural synthesis system starts with a behavioral specification given in VHDL, performs both scheduling and allocation, and generates a structural description that may feed existing silicon compilers acting at the logic and RT levels. All the synthesis algorithms are implemented as part of an interactive synthesis environment, where automatic and manual design may be mixed. Experiments have shown that the use of AMICAL leads to the best known solutions for most benchmarks. These solutions may be obtained by mixing automatic and manual design or by the use of an automatic exploration of the design space. The response time of AMICAL is reasonably short making it a genuine interactive system.<<ETX>>

[1]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[2]  Donald E. Thomas,et al.  CORAL II: linking behavior and structure in an IC design system , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..

[3]  Inhag Park,et al.  Amical : un assistant pour la synthèse et l'exploration architecturale des circuits de commande , 1992 .

[4]  Raul Camposano,et al.  Path-based scheduling for synthesis , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Jayaram Bhasker,et al.  An optimizer for hardware synthesis , 1990, IEEE Design & Test of Computers.

[6]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[7]  R. Jamier,et al.  APOLLON, A data-path silicon compiler , 1985, IEEE Circuits and Devices Magazine.

[8]  Donald E. Thomas,et al.  A Method of Automatic Data Path Synthesis , 1983, 20th Design Automation Conference Proceedings.

[9]  A. Jerraya,et al.  DLS: A scheduling algorithm for high-level synthesis in VHDL , 1993, 1993 European Conference on Design Automation with the European Event in ASIC Design.

[10]  Hugo De Man,et al.  Cathedral-III : architecture-driven high-level synthesis for high throughput DSP applications , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Catherine H. Gebotys.  Optimal scheduling and allocation of embedded VLSI chips , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[12]  R. Jamier,et al.  APOLLON, a datapath silicon compiler , 1985 .