3D Architecture Modeling and Exploration

Vertical integration (3D ICs) has demonstrated the potential to reduce inter-block wire latency through e xible block placement and routing. However, there is untapped potential for 3D ICs to reduce intrablock wire latency through architectural designs that can leverage multiple silicon layers in innovative ways. Furthermore, it is particularly challenging to simultaneously explore the physical design space and microarchitectural space for vertical integration. The physical design space typically has no information on the microarchitectural impact of latency optimization, and the microarchitectural space has no information on the physical design impact of different architectural alternatives. We make the following contributions in this paper: (1) the introduction of port partitioning, a new approach to constructing multi-layer blocks, (2) the extension of a microarchitectural exploration tool to include the ability to model multi-layer blocks and to consider these blocks as alternative implementations of single layer architectural blocks on the y , within a single oorplanning run, and (3) the evaluation of vertical integration on a design driver using this framework. For this design driver, we see an average 36% improvement in performance (measured in BIPS) over a single layer architecture, and a 29% improvement in performance over a multi-layer architecture with single layer blocks. The on-chip temperature is kept below 40 C.

[1]  Sheqin Dong,et al.  3D CBL: an efficient algorithm for general 3D packing problems , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[2]  James E. Smith,et al.  Complexity-Effective Superscalar Processors , 1997, ISCA.

[3]  M. Turowski,et al.  Fast, automated thermal simulation of three-dimensional integrated circuits , 2004, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).

[4]  Jason Cong,et al.  Thermal-driven multilevel routing for 3-D ICs , 2005, Asia and South Pacific Design Automation Conference.

[5]  Joel S. Emer,et al.  Loose loops sink chips , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.

[6]  T. Nishimura,et al.  Concept and basic technologies for 3-D IC structure , 1986, 1986 International Electron Devices Meeting.

[7]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[8]  P. Carey,et al.  Low-temperature single-crystal Si TFTs fabricated on Si films processed via sequential lateral solidification , 1998, IEEE Electron Device Letters.

[9]  Yu Cao,et al.  New paradigm of predictive MOSFET and interconnect modeling for early circuit simulation , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[10]  Jason Cong,et al.  An automated design flow for 3D microarchitecture evaluation , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[11]  Narayanan Vijaykrishnan,et al.  Three-dimensional cache design exploration using 3DCacti , 2005, 2005 International Conference on Computer Design.

[12]  Gabriel H. Loh,et al.  Implementing caches in a 3D technology for high performance processors , 2005, 2005 International Conference on Computer Design.

[13]  Norman P. Jouppi,et al.  CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.

[14]  Eric Sprangle,et al.  Increasing processor performance by implementing deeper pipelines , 2002, ISCA.

[15]  Jason Cong,et al.  Fine grain 3D integration for microarchitecture design through cube packing exploration , 2007, 2007 25th International Conference on Computer Design.

[16]  H.I. Smith,et al.  Crystalline silicon on insulators by graphoepitaxy , 1979, 1979 International Electron Devices Meeting.

[17]  Antonio González,et al.  Energy-effective issue logic , 2001, ISCA 2001.

[18]  A. Chandrakasan,et al.  Design tools for 3-D integrated circuits , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..

[19]  Nisha Checka,et al.  Technology, performance, and computer-aided design of three-dimensional integrated circuits , 2004, ISPD '04.

[20]  Norman P. Jouppi,et al.  Register file design considerations in dynamically scheduled processors , 1996, Proceedings. Second International Symposium on High-Performance Computer Architecture.

[21]  Norman P. Jouppi,et al.  Cacti 3. 0: an integrated cache timing, power, and area model , 2001 .

[22]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[23]  N. Sasaki,et al.  Three-dimensional CMOS IC's Fabricated by using beam recrystallization , 1983, IEEE Electron Device Letters.

[24]  Michael J. Flynn,et al.  Limits of Scaling MOSFETs , 1995 .

[25]  Jason Cong,et al.  Thermal via planning for 3-D ICs , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[26]  Sheqin Dong,et al.  3D CBL: An Efficient Algorithm for General 3-Dimensional Packing Problems * , 2005 .

[27]  Gabriel H. Loh,et al.  Implementing register files for high-performance microprocessors in a die-stacked (3D) technology , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[28]  J. Denton,et al.  Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth , 1999, IEEE Electron Device Letters.

[29]  Mahmut T. Kandemir,et al.  Optimal topology exploration for application-specific 3D architectures , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[30]  M. Morimoto,et al.  Three dimensional ICs, having four stacked active device layers , 1989, International Technical Digest on Electron Devices Meeting.

[31]  Bryan Black,et al.  3D processing technology and its impact on iA32 microprocessors , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..