Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications