A study of path delay variations in the presence of uncorrelated power and ground supply noise

As technology scales down, the effects of power supply noise and ground bounce are becoming significantly important. In the existing literature, it has been shown that excessive power supply noise can affect the path delay, while ground bounce is either neglected or assumed similar to power supply noise. In this work, we present a detailed study of combined and uncorrelated power supply noise and ground bounce and their impact on the path delay. Our analyses show that different combination of power supply noise and ground bounce can lead to either delay speed-up or slow-down. Furthermore, our study shows the degrading influence of supply noise resonance on the path delay. We perform HSPICE simulations for path delay analysis on various technology nodes i.e. 130nm, 90nm, 65nm and 45nm

[1]  Mark Mohammad Tehranipoor,et al.  Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths , 2009, 2009 27th IEEE VLSI Test Symposium.

[2]  Kwang-Ting Cheng,et al.  Path selection and pattern generation for dynamic timing analysis considering power supply noise effects , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  Eby G. Friedman,et al.  Scaling trends of on-chip power distribution noise , 2002, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yu (Kevin) Cao,et al.  What is Predictive Technology Model (PTM)? , 2009, SIGD.

[5]  Farid N. Najm,et al.  Worst-case circuit delay taking into account power supply variations , 2004, Proceedings. 41st Design Automation Conference, 2004..

[6]  Ibrahim N. Hajj,et al.  Static timing analysis including power supply noise effect on propagation delay in VLSI circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  David Blaauw,et al.  Static timing analysis considering power supply variations , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[8]  Mark Mohammad Tehranipoor,et al.  Supply Voltage Noise Aware ATPG for Transition Delay Faults , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[9]  Malgorzata Marek-Sadowska,et al.  Coping with buffer delay change due to power and ground noise , 2002, DAC '02.

[10]  Rajendran Panda,et al.  Vectorless Analysis of Supply Noise Induced Delay Variation , 2003, ICCAD 2003.

[11]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[12]  Mark Mohammad Tehranipoor,et al.  Power Supply Noise: A Survey on Effects and Research , 2010, IEEE Design & Test of Computers.