A New Model of Reconfigurable Cache for an SMT Processor and its FPGA Implementation