A new high-speed/low-power dynamic CMOS logic and its application to the design of an AOI-type ROM

A new high-speed and low-power dynamic CMOS logic named NHS-PDCMOS logic is proposed. An AOI-type ROM designed in NHS-PDCMOS logic is found to have enhanced speed and power performance than that designed in quasi-domino technique. The power and cycle-time product of the NHS-PDCMOS ROM is only 20.9% that of the quasi-domino ROM.

[1]  Chung-Yu Wu,et al.  Analysis and design of a new race-free four-phase CMOS logic , 1993 .

[2]  R. Cuppens,et al.  A 256 kbit ROM with serial ROM cell structure , 1983, IEEE Journal of Solid-State Circuits.

[3]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[4]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[5]  Chung-Yu Wu,et al.  High-speed four-phase CMOS logic for complex high-speed VLSI , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.