Power-Delay Efficient Overlap-Based Charge-Sharing Free Pseudo-Dynamic D Flip-Flops

Clock overlap is an important issue in the design of sequential circuits and is typically avoided. In this paper we present a new power-efficient edge-triggered D flip-flop in which we have benefited from the overlap period of the clock signal. The design procedure of the proposed D flip-flop is presented. The performance of the flip-flop is compared with several state of the art flip-flops in a shift register and a pipeline adder in 0.18¿m CMOS technology. The proposed flip-flop has the lowest power-delay-product and consumes less area compared to others.

[1]  F. Weber,et al.  Flow-through latch and edge-triggered flip-flop hybrid elements , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[2]  Israel A. Wagner,et al.  An efficient implementation of D-Flip-Flop using the GDI technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[3]  Christer Svensson,et al.  New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .

[4]  Kyoung-Rok Cho,et al.  A CMOS dual-modulus prescaler based on a new charge sharing free D-flip-flop , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[5]  Russell Duane,et al.  0.6 V D flip-flop utilising negative differential resistance device , 2006 .

[6]  Mohamed I. Elmasry,et al.  Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[7]  Israel A. Wagner,et al.  Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[9]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[10]  David R. S. Cumming,et al.  16th Annual IEEE International ASIC/SOC Conference , 2003 .

[11]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[12]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[13]  Uming Ko,et al.  High-performance energy-efficient D-flip-flop circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..