An analog CMOS high-speed continuous-time FIR filter
暂无分享,去创建一个
A new analog CMOS high-speed continuous-time FIR filter is presented. The filter has five taps with 6- bit weights and operates at an effective sampling rate of 606 MS/s. The circuit was fabricated in a 0.5 µm CMOS process and dissipates 51 mW while operating from a single 3 volt supply.
[1] R. R. Spencer,et al. A low-power 170-MHz discrete-time analog FIR filter , 1998 .
[2] Rinaldo Castello,et al. A 200-MSample/s trellis-coded PRML read/write channel with analog adaptive equalizer and digital servo , 1997 .
[3] A. A. Abidi,et al. Analog front-end architectures for high-speed PRML magnetic read channels , 1995 .
[4] J.L. Sonntag,et al. Equalizer Architecture Tradeoffs For Magnetic Recording Channels , 1997, 1997 IEEE International Magnetics Conference (INTERMAG'97).