Embedding test patterns into Low-Power BIST sequences

Current trends in VLSI designs necessitate low power during both normal system operation and testing activity. Traditional built-in self test (BIST) generators rise the power and energy consumption during testing, boosting the need to add low-power solutions to the arsenal of BIST pattern generators. In this work, the utilization of gray code generators is proposed as a low-power BIST solution; more precisely, we propose an algorithm to embed a test pattern into a sequence generated by a gray code generator. Hence, test sets can be embedded into gray sequences.

[1]  Spyros Tragoudas,et al.  On the Use of Counters for Reproducing Deterministic Test Sets , 1996, IEEE Trans. Computers.

[2]  Arnaud Virazel,et al.  Comparison between random and pseudo-random generation for BIST of delay, stuck-at and bridging faults , 2000, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646).

[3]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[4]  Melvin A. Breuer,et al.  Test embedding with discrete logarithms , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Arnaud Virazel,et al.  On using efficient test sequences for BIST , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[6]  Mehrdad Nourani,et al.  Low power pattern generation for BIST architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[7]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[8]  Yervant Zorian,et al.  Low power/energy BIST scheme for datapaths , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[9]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[10]  Spyros Tragoudas,et al.  On the design of optimal counter-based schemes for test set embedding , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .