The Analysis of Phase-Jitter Variance for the Second-Order CPPLL Frequency Synthesizer

In this paper, we derive the upper bound of the phase- jitter variance of second-order charge-pump phase-locked loops. We employ the simple linear model in the beginning and integrate the power spectral density functions from different noise sources to determine the closed form of an upper bound of the phase- jitter variance. Four noise sources are considered in this paper. They are the phase noise from the VCO, the noise from the charge pump, the noise from the loop filter, and the noise in the reference signal. Some experiments are performed to verify the proposed theory. The curves of the theoretical upper bounds possess similar shapes with the experimental results.

[1]  Bishnu Charan Sarkar,et al.  Additive Noise Response of a Charge Pump Phase-Locked Loop , 1999 .

[2]  D. Leeson.  A simple model of feedback oscillator noise spectrum , 1966 .

[3]  Ulrich L. Rohde.  Digital PLL frequency synthesizers , 1982 .

[4]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..

[5]  A. Mehrotra,et al.  Noise analysis of phase-locked loops , 2002 .

[6]  Chih-Kong Ken Yang,et al.  Jitter optimization based on phase-locked loop design parameters , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[7]  I. S. Gradshteyn,et al.  Table of Integrals, Series, and Products , 1966 .

[8]  A.A. Abidi,et al.  High-frequency noise measurements on FET's with small dimensions , 1986, IEEE Transactions on Electron Devices.

[9]  Beomsup Kim,et al.  Optimal loop bandwidth design for low noise PLL applications , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[10]  A. Hajimiri,et al.  Noise in phase-locked loops , 2001, 2001 Southwest Symposium on Mixed-Signal Design (Cat. No.01EX475).