A RTL Testability Analyzer Based on Logical Virtual Prototyping

In this paper, we propose a novel RTL testability analyzer based on logical virtual prototyping. A very fast synthesis engine is utilized to create a gate level hierarchical netlist with generic gates, which we call a logical virtual prototype, in this paper. Subsequently, ATPG and testability analysis are performed on the logical virtual prototype to provide RTL designers with a wealth of information that would allow them: (1) Accurately estimate / predict test coverage. (2) Generate patterns that can be used for gate-level design. (3) Identify hard-to-test design blocks in RTL, which can then be redesigned to improve coverage.

[1]  Prathima Agrawal,et al.  Fault coverage requirement in production testing of LSI circuits , 1982 .

[2]  B. Kaminska,et al.  High-level testability evaluation of TASS synthesized systems , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[3]  Harbinder Singh,et al.  A symbolic simulation-based ANSI/IEEE Std 1149.1 compliance checker and BSDL generator , 1997, Proceedings International Test Conference 1997.

[4]  Srivaths Ravi,et al.  TAO: regular expression-based register-transfer level testability analysis and optimization , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Niraj K. Jha,et al.  Unsatisfiability based efficient design for testability solution for register-transfer level circuits , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[6]  H. Fujiwara,et al.  A non-scan DFT method at register-transfer level to achieve complete fault efficiency , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[7]  Mehrdad Bidjan-Irani,et al.  A rule-based design-for-testability rule checker , 1991, IEEE Design & Test of Computers.

[8]  Hideo Fujiwara,et al.  A DFT Method for RTL Data Paths Based on Partially Strong Testability to Guarantee Complete Fault Efficiency , 2005, 14th Asian Test Symposium (ATS'05).

[9]  Toshimitsu Masuzawa,et al.  A non-scan DFT method at register-transfer level to achieve complete fault efficiency , 2000, Proceedings - Design Automation Conference.

[10]  D. Caporossi,et al.  Rule checking at the register level , 1996 .

[11]  Yiorgos Makris,et al.  DFT guidance through RTL test justification and propagation analysis , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[12]  Vishwani D. Agrawal,et al.  A test evaluation technique for VLSI circuits using register-transfer level fault modeling , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Marcelino B. Santos,et al.  DFT and Probabilistic Testability Analysis at RTL , 2006, 2006 IEEE International High Level Design Validation and Test Workshop.

[14]  T. Kambe,et al.  A testability analysis method for register-transfer level descriptions , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[15]  Rohit Kapur,et al.  DFT closure , 2000, Proceedings of the Ninth Asian Test Symposium.

[16]  Nilanjan Mukherjee,et al.  On RTL scan design , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[17]  Toshimitsu Masuzawa,et al.  Design for strong testability of RTL data paths to provide complete fault efficiency , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[18]  Franz-Josef Rammig,et al.  Knowledge Based Tools for Testability Checking , 1987, Fehlertolerierende Rechensysteme.

[19]  João Paulo Teixeira,et al.  RTL Design Validation, DFT and Test Pattern Generation for High Defects Coverage , 2002, J. Electron. Test..