Design and evaluation of a 67% area-less 64-bit parallel reconfigurable 6-input nonvolatile logic element using domain-wall motion devices

A 6-input nonvolatile logic element (NV-LE) using domain-wall motion (DWM) devices is presented for low-power and real-time reconfigurable logic LSI applications. Because the write current path of a DWM device is separated from its read current path and the resistance value of the write current path is quite small, multiple DWM devices can be reprogrammed in parallel, thus affording real-time logic-function reconfiguration within a few nanoseconds. Moreover, by merging a circuit component between combinational and sequential logic functions, transistor counts can be minimized. As a result, 2-ns 64-bit-parallel circuit reconfiguration is realized by the proposed 6-input NV-LE with 67% lesser area than a conventional CMOS-based alternative, with a simulation program with integrated circuit emphasis (SPICE) simulation under a 90 nm CMOS/MTJ technologies.

[1]  Shoji Ikeda,et al.  Power-gated 32 bit microprocessor with a power controller circuit activated by deep-sleep-mode instruction achieving ultra-low power operation , 2015 .

[2]  T. Endoh,et al.  Spintronics primitive gate with high error correction efficiency 6(Perror)2 for logic-in memory architecture , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[3]  S. Fukami,et al.  Scalability Prospect of Three-Terminal Magnetic Domain-Wall Motion Device , 2012, IEEE Transactions on Magnetics.

[4]  M. I. Elmasry,et al.  Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.

[5]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.

[6]  D. Ralph,et al.  Spin-Torque Switching with the Giant Spin Hall Effect of Tantalum , 2012, Science.

[7]  H. Ohno,et al.  Fabrication of a Nonvolatile Full Adder Based on Logic-in-Memory Architecture Using Magnetic Tunnel Junctions , 2008 .

[8]  T. Sugii,et al.  Demonstration of non-volatile working memory through interface engineering in STT-MRAM , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[9]  H. Ohno,et al.  Magnetic Tunnel Junctions for Spintronic Memories and Beyond , 2007, IEEE Transactions on Electron Devices.

[10]  Tetsuo Endoh,et al.  Design of a Compact Nonvolatile Four-Input Logic Element Using a Magnetic Tunnel Junction and Metal-Oxide-Semiconductor Hybrid Structure , 2012 .

[11]  Daisuke Suzuki,et al.  Nonvolatile logic-in-memory array processor in 90nm MTJ/MOS achieving 75% leakage reduction using cycle-based power gating , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  Shoji Ikeda,et al.  Three terminal magnetic tunnel junction utilizing the spin Hall effect of iridium-doped copper , 2013 .

[13]  N. Banno,et al.  First demonstration of logic mapping on nonvolatile programmable cell using complementary atom switch , 2012, 2012 International Electron Devices Meeting.

[14]  J. Tschanz,et al.  Design Space Exploration of Typical STT MTJ Stacks in Memory Arrays in the Presence of Variability and Disturbances , 2011, IEEE Transactions on Electron Devices.

[15]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .

[16]  E. Pop.  Energy dissipation and transport in nanoscale devices , 2010, 1003.4058.

[17]  H. Ohno,et al.  Perpendicular-anisotropy CoFeB-MgO magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure , 2012 .

[18]  Hiroki Koike,et al.  High-speed simulator including accurate MTJ models for spintronics integrated circuit design , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[19]  E. Delenia,et al.  A Three-Terminal Approach to Developing Spin-Torque Written Magnetic Random Access Memory Cells , 2009, IEEE Transactions on Nanotechnology.

[20]  Jörg Henkel,et al.  Test Strategies for Reliable Runtime Reconfigurable Architectures , 2013, IEEE Transactions on Computers.

[21]  S. Fukami,et al.  High-speed and reliable domain wall motion device: Material design for embedded memory and logic application , 2012, 2012 Symposium on VLSI Technology (VLSIT).

[22]  Masahiro Koga,et al.  A Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells , 2011, IEICE Trans. Electron..

[23]  Abbas El Gamal,et al.  Nonvolatile 3D-FPGA with monolithically stacked RRAM-based configuration memory , 2012, 2012 IEEE International Solid-State Circuits Conference.

[24]  Weisheng Zhao,et al.  Domain Wall Shift Register-Based Reconfigurable Logic , 2011, IEEE Transactions on Magnetics.

[25]  K Roy,et al.  A Three-Terminal Dual-Pillar STT-MRAM for High-Performance Robust Memory Applications , 2011, IEEE Transactions on Electron Devices.

[26]  Jonathan Rose,et al.  Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[27]  H. Ohno,et al.  Depinning probability of a magnetic domain wall in nanowires by spin-polarized currents , 2013, Nature Communications.

[28]  E. Joseph,et al.  A three-terminal spin-torque-driven magnetic switch , 2009 .

[29]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .