Measuring Cache and TLB Performance and Their Effect on Benchmark Run Times USC-CS-93-546
暂无分享,去创建一个
[1] Leonard J. Shustek,et al. An instruction timing model of CPU performance , 1977, ISCA '77.
[2] Andrew R. Pleszkun,et al. PIPE: a VLSI decoupled architecture , 1985, ISCA '85.
[3] Alan Jay Smith,et al. Line (Block) Size Choice for CPU Cache Memories , 1987, IEEE Transactions on Computers.
[4] Wm. A. Wulf. The WM computer architecture , 1988, CARN.
[5] Alan Jay Smith,et al. Machine Characterization Based on an Abstract High-Level Language Machine , 1989, IEEE Trans. Computers.
[6] Dionisios N. Pnevmatikatos,et al. Cache performance of the integer SPEC benchmarks on a RISC , 1990, CARN.
[7] Richard E. Kessler,et al. Generation and analysis of very long address traces , 1990, [1990] Proceedings. The 17th Annual International Symposium on Computer Architecture.
[8] Rafael Hector Saavedra-Barrera,et al. CPU performance evaluation and execution time prediction using narrow spectrum benchmarking , 1992 .
[9] Dionisios N. Pnevmatikatos,et al. Cache performance of the SPEC92 benchmark suite , 1993, IEEE Micro.
[10] Seth Copen Goldstein,et al. Evaluation Of Mechanisms For Fine-grained Parallel Programs In The J-machine And The Cm-5 , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[11] Alan Jay Smith,et al. Performance Characterization of Optimizing Compilers , 1992, IEEE Trans. Software Eng..