Fine-Grained Link Locking Within Power and Latency Transaction Level Modelling in Wormhole Switching Non-Preemptive Networks On Chip

An increasingly time-consuming part of the design flow of on-chip multiprocessors is simulation of the network on chip (NoC) architecture. Cycle-accurate simulation of state-of-the art network-on-chip interconnects can be prohibitively slow for realistic application examples. In this paper, we identify a time-predictable non-preemptive network-on-chip architecture and propose a TLM model with fine-grained locking of links. The model is tested via simulation of two benchmark application scenarios. Results demonstrate that the proposed algorithm can model the latency upon the majority of flows very closely to the cycle-accurate model, while providing more than 97% accurate power consumption modelling even on the worst case links. This is achieved while simulating nearly three orders of magnitude faster compared to a cycle-accurate model of the same interconnect.

[1]  Leandro Soares Indrusiak,et al.  Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration , 2011, 2011 Design, Automation & Test in Europe.

[2]  Gunar Schirner,et al.  Quantitative analysis of the speed/accuracy trade-off in transaction level modeling , 2008, TECS.

[3]  Fernando Gehm Moraes,et al.  HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..

[4]  Gunar Schirner,et al.  Result-Oriented Modeling—A Novel Technique for Fast and Accurate TLM , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Leandro Soares Indrusiak,et al.  Dynamic task remapping for power and latency performance improvement in priority-based non-preemptive Networks On Chip , 2013, 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).

[6]  Wolfgang Rosenstiel,et al.  High-performance timing simulation of embedded software , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[7]  Leandro Soares Indrusiak,et al.  A simplified executable model to evaluate latency and throughput of networks-on-chip , 2008, SBCCI '08.

[8]  Wei Zhang,et al.  A NoC Traffic Suite Based on Real Applications , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[9]  Daniel Gajski,et al.  Transaction level modeling: an overview , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[10]  Mohammad Hosseinabady,et al.  SystemC Architectural Transaction Level Modelling for Large NoCs , 2010, FDL.

[11]  Alain Greiner,et al.  An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[12]  Henk Corporaal,et al.  Fast and accurate protocol specific bus modeling using TLM 2.0 , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[13]  D. Gajski,et al.  Transaction Level Modeling in System Level Design , 2003 .

[14]  Leandro Soares Indrusiak,et al.  Fast transaction-level dynamic power consumption modelling in priority preemptive wormhole switching networks on chip , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).