Two High-Performance Adaptive Filter Implementation Schemes Using Distributed Arithmetic

Distributed arithmetic (DA) is performed to design bit-level architectures for vector-vector multiplication with a direct application for the implementation of convolution, which is necessary for digital filters. In this brief, two novel DA-based implementation schemes are proposed for adaptive finite-impulse response filters. Different from conventional DA techniques, our proposed schemes use coefficients as addresses to access a series of lookup tables (LUTs) storing sums of delayed and scaled input samples. Two smart LUT updating methods are developed, and least-mean-square adaptation is performed to update the weights and minimize the mean square error between the estimated and desired output. Results show that our two high-performance designs achieve high speed, low computation complexities, and low area cost.

[1]  Venkatesh Krishnan,et al.  A novel high performance distributed arithmetic adaptive filter implementation on an FPGA , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[2]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[3]  Venkatesh Krishnan,et al.  LMS adaptive filters using distributed arithmetic for high throughput , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  C.-H. Wei,et al.  Multimemory block structure for implementing a digital adaptive filter using distributed arithmetic , 1986 .

[5]  F. Taylor An analysis of the distributed arithmetic digital filter , 1986, IEEE Trans. Acoust. Speech Signal Process..

[6]  C.F.N. Cowan,et al.  A digital adaptive filter using a memory-accumulator architecture: Theory and realization , 1983 .

[7]  J. Mavor,et al.  New digital adaptive-filter implementation using distributed-arithmetic techniques , 1981 .

[8]  K. Kammeyer Quantization error analysis of the distributed arithmetic , 1977 .

[9]  David V. Anderson,et al.  Modified Sliding-Block Distributed Arithmetic with Offset Binary Coding for Adaptive Filters , 2011, J. Signal Process. Syst..

[10]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[11]  Venkatesh Krishnan,et al.  An FPGA implementation for a high throughput adaptive filter using distributed arithmetic , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[12]  B. Stiglic,et al.  High order FIR digital filter realization in distributed arithmetic , 1991, [1991 Proceedings] 6th Mediterranean Electrotechnical Conference.

[13]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[14]  Guillermo A. Jaquenod,et al.  Digital Signal Processing, A Computer Based Approach . 2nd Edition , 2003 .