Parallel algorithms and VLSI architectures for stack filtering using Fibonacci p-codes

A parallel decompositional algorithm and VLSI architecture is proposed for computation of the output of a stack filter over a single window of input samples using Fibonacci p-codes. For a subclass of positive Boolean functions, a more efficient parallel algorithm and VLSI architecture for running stack filtering is also presented. The area-time complexities of the proposed designs are estimated. >

[1]  Sos S. Agaian,et al.  Decompositional methods for stack filtering using Fibonacci p-codes , 1995, Signal Process..

[2]  Yrjö Neuvo,et al.  A Motion Insensitive Method For Scan Rate Conversion And Cross Error Cancellation , 1991 .

[3]  Yrjö Neuvo,et al.  Image Sequence Coding Using Adaptive Weighted Median Prediction , 1992 .

[4]  Jaakko Astola,et al.  Adaptive Stack Filtering with Application to Image Processin , 1993, IEEE Trans. Signal Process..

[5]  Moncef Gabbouj,et al.  Minimum Mean Absolute Error Stack Filtering with Structural Constraints and Goals , 1990 .

[6]  Thomas S. Huang,et al.  A fast two-dimensional median filtering algorithm , 1979 .

[7]  Lauren Christopher,et al.  A VLSI median filter for impulse noise elimination in composite or component TV signals , 1988 .

[8]  K. Chen.  Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions , 1989 .

[9]  Ioannis Pitas,et al.  Nonlinear Digital Filters - Principles and Applications , 1990, The Springer International Series in Engineering and Computer Science.

[10]  Dana S. Richards,et al.  VLSI median filters , 1990, IEEE Trans. Acoust. Speech Signal Process..

[11]  Jaakko Astola,et al.  Analysis of the properties of median and weighted median filters using threshold logic and stack filter representation , 1991, IEEE Trans. Signal Process..

[12]  Edward J. Coyle,et al.  Stack filters , 1986, IEEE Trans. Acoust. Speech Signal Process..

[13]  O. Vainio,et al.  On VLSI implementation of median based field rate up-conversion , 1990, IEEE International Symposium on Circuits and Systems.