A hardware/software platform for QoS bridging over multi-chip NoC-based systems

Recent embedded systems integrate a growing number of intellectual property cores into increasingly large designs. Implementation, prototyping, and verification of such large systems has become very challenging. One of the reasons is that chips/FPGAs resources are limited and therefore it is not always possible to implement the whole design in the traditional system-on-a-chip solutions. The state-of-the-art is to partition such systems into smaller sub-systems to implement each on a separate chip. Consequently, it requires interconnecting separate chips/FPGAs. Since Networks-on-Chip (NoCs) have become common interconnection solutions in embedded designs, we propose to bridge NoC-based SoCs enabling a generic multi-chip systems interconnection. In this context, the contribution of this paper is threefold, (i) we explore the NoC protocol stack to determine the best layer for implementing the off-chip bridge, (ii) we propose a generic hardware architecture for the bridge, and (iii) we develop a new software architecture enabling seamless configuration and communication of multi-chip NoC-based SoCs. Finally, we demonstrate performance, i.e., bandwidth and latency, of the bridge in a multi-FPGA platform, while the bridge guarantees QoS of traffic. The synthesis results indicate the implementation area cost of the bridge is only 1% of Xilinx Virtex6 FPGA.

[1]  Jens Sparsø,et al.  The MANGO clockless network-on-chip: Concepts and implementation , 2006 .

[2]  Paul Chow,et al.  A Scalable FPGA-based Multiprocessor , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[3]  Martin Burtscher,et al.  Bridging the processor-memory performance gap with 3D IC technology , 2005, IEEE Design & Test of Computers.

[4]  Russell Tessier,et al.  Multi-FPGA Systems , 2008 .

[5]  K. Takahashi,et al.  Through Silicon Via and 3-D Wafer/Chip Stacking Technology , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[6]  Xiaohang Wang,et al.  A NoC Emulation/Verification Framework , 2009, 2009 Sixth International Conference on Information Technology: New Generations.

[7]  J.D. Day,et al.  The OSI reference model , 1983 .

[8]  Jonathan Billington,et al.  An investigation of credit-based flow control protocols , 2008, SimuTools.

[9]  Luca P. Carloni,et al.  On the Design of a Photonic Network-on-Chip , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[10]  J. Darnauer,et al.  A field programmable multi-chip module (FPMCM) , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[11]  Kees G. W. Goossens,et al.  An on-chip interconnect and protocol stack for multiple communication paradigms and programming models , 2009, CODES+ISSS '09.

[12]  Kees G. W. Goossens,et al.  Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[13]  Lothar Thiele,et al.  Timing Analysis for TDMA Arbitration in Resource Sharing Systems , 2010, 2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium.

[14]  Srinivasan Murali,et al.  Mapping and configuration methods for multi-use-case networks on chips , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[15]  Don Anderson.  Universal serial bus system architecture , 1997, PC system architecture series.

[16]  Philippe Martin.  Design of a virtual component neutral network-on-chip transaction layer , 2005, Design, Automation and Test in Europe.

[17]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[18]  John Wawrzynek,et al.  BEE2: a high-end reconfigurable computing system , 2005, IEEE Design & Test of Computers.

[19]  Frédéric Pétrot,et al.  Large Scale On-Chip Networks : An Accurate Multi-FPGA Emulation Platform , 2008, 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools.

[20]  Edith Beigné,et al.  Design of on-chip and off-chip interfaces for a GALS NoC architecture , 2006, 12th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC'06).

[21]  Tom Shanley,et al.  PCI System Architecture , 1993 .

[22]  Robert Metcalfe,et al.  Ethernet: distributed packet switching for local computer networks , 1988, CACM.

[23]  Kees G. W. Goossens,et al.  Networks on Chips for High-End Consumer-Electronics TV System Architectures , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[24]  Pekka Laukkala.  Multi-Chip Module , 2000 .

[25]  George F. Riley,et al.  Round-robin Arbiter Design and Generation , 2002, 15th International Symposium on System Synthesis, 2002..

[26]  F. Petrot,et al.  An Ultra-Low Power, Fully Integrated VCO for an Implantable Wireless Sensor Microsystem in 90-nm CMOS , 2007 .

[27]  Axel Jantsch,et al.  The Nostrum backbone-a communication protocol stack for Networks on Chip , 2004, 17th International Conference on VLSI Design. Proceedings..

[28]  Frédéric Pétrot,et al.  Scalable Multi-FPGA Platform for Networks-On-Chip Emulation , 2007, 2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP).

[29]  Kees G. W. Goossens,et al.  A high-level debug environment for communication-centric debug , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[30]  Tobias Bjerregaard,et al.  A survey of research and practices of Network-on-chip , 2006, CSUR.

[31]  Drew Wingard,et al.  Socket-Based Design Using Decoupled Interconnects , 2005 .

[32]  Axel Jantsch,et al.  Interconnect-Centric Design for Advanced SOC and NOC , 2010 .

[33]  Jean-Philippe Diguet,et al.  NoC Design Flow for TDMA and QoS Management in a GALS Context , 2006, EURASIP J. Embed. Syst..

[34]  Tsuyoshi Isshiki,et al.  A silicon-on-silicon field programmable multichip module (FPMCM) integrating FPGA and MCM technologies , 1995 .

[35]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[36]  Axel Jantsch,et al.  Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[37]  Andrew D. Brown,et al.  On-chip and inter-chip networks for modeling large-scale neural systems , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[38]  William J. Dally,et al.  Principles and Practices of Interconnection Networks , 2004 .

[39]  Luca Benini,et al.  Powering networks on chips , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[40]  Timo Hämäläinen,et al.  Evaluating Large System-on-Chip on Multi-FPGA Platform , 2007, SAMOS.

[41]  O. Hammami,et al.  Multi-FPGA emulation of a 48-cores multiprocessor with NOC , 2008, 2008 3rd International Design and Test Workshop.

[42]  John B. Shoven,et al.  I , Edinburgh Medical and Surgical Journal.

[43]  Alf Johansson,et al.  Modeling and Evaluation of a NoC-Internet Interface , 2004 .

[44]  Scott Hauck,et al.  Multi-FPGA systems , 1996 .

[45]  Luca Benini,et al.  A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[46]  Adam Luczak,et al.  Network-on-Multi-Chip (NoMC) for Multi-FPGA Multimedia Systems , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[47]  Shuming Chen,et al.  Design and implementation of a inter-chip bridge in a Multi-core SoC , 2009, 2009 4th International Conference on Design & Technology of Integrated Systems in Nanoscal Era.

[48]  Jun Liu,et al.  Design and Implementation of SPI Communication Based-On FPGA , 2011 .

[49]  Srinivasan Murali,et al.  A buffer-sizing algorithm for networks on chip using TDMA and credit-based end-to-end flow control , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[50]  Kees G. W. Goossens,et al.  The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.