Analysis and Modeling of a SAR-VCO Hybrid ADC Architecture

This paper presents a novel Nyquist SAR-VCO ADC architecture. To improve the dynamic performance, a 4-phase counter is introduced to the proposed architecture. Thanks to the employed 4-phase counter, requirements on both the counting time error and the nonlinearity of the VCO gain are relaxed. In addition, rather than adopting the oversampling strategy to realize the noise-shaping, the proposed Nyquist architecture can quantize signals at as high as the Nyquist frequency. Hence, the signal bandwidth is broadened successfully. Beyond these, influences of nonideal effects (such as linearity of the VCO gain, mismatch between the differential VCO gains, counting time error and clock jitter) from practical circuit implementations and layout designs are theoretically analyzed and modeled. Behavioral simulations show that, at the near Nyquist input frequency and 10MS/s sampling rate, an SNDR of 61.43dB, an SFDR of 78.08dB and an ENOB of 9.91 bit are achieved, respectively.

[1]  Yintang Yang,et al.  An 8-Bit 0.333-2 GS/s Configurable Time-Interleaved SAR ADC in 65-nm CMOS , 2015, J. Circuits Syst. Comput..

[2]  P.R. Gray,et al.  A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR , 2004, IEEE Journal of Solid-State Circuits.

[3]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Jaewook Kim,et al.  A time-based analog-to-digital converter using a multi-phase voltage controlled oscillator , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[5]  Rui Paulo Martins,et al.  A voltage feedback charge compensation technique for split DAC architecture in SAR ADCs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[6]  Manish Goswami,et al.  Low Power Design of a 1 V 8-bit 125 fJ Asynchronous SAR ADC with Binary Weighted Capacitive DAC , 2017, J. Circuits Syst. Comput..

[7]  Akira Matsuzawa,et al.  An Op-amp free SAR-VCO hybrid ADC with second-order noise shaping , 2016, 2016 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[8]  Y. Akazawa,et al.  Jitter analysis of high-speed sampling systems , 1990 .

[9]  SAHEL ABDINIA,et al.  A Low-voltage Low-Power 10-Bit 200 MS/S Pipelined ADC in 90 nm CMOS , 2010, J. Circuits Syst. Comput..

[10]  Chun-Ying Chen,et al.  A 12-Bit 3 GS/s Pipeline ADC With 0.4 mm$^{2}$ and 500 mW in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[11]  Nan Sun,et al.  An Energy-Efficient Hybrid SAR-VCO $\Delta \Sigma $ Capacitance-to-Digital Converter in 40-nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[12]  Yintang Yang,et al.  A 10-GS/s 6-Bit Track-and-Hold Amplifier for Time-Interleaved SAR ADCs in 65-nm CMOS , 2016, J. Circuits Syst. Comput..

[13]  Behzad Razavi,et al.  A 12-bit 200-MS/s 3.4-mW CMOS ADC with 0.85-V supply , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[14]  Xingyuan Tong,et al.  Noise Modeling and Analysis of SAR ADCs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  M.Z. Straayer,et al.  A 12-Bit, 10-MHz Bandwidth, Continuous-Time $\Sigma\Delta$ ADC With a 5-Bit, 950-MS/s VCO-Based Quantizer , 2008, IEEE Journal of Solid-State Circuits.

[16]  MAO YE,et al.  An Optimized Low Power Pipeline Analog-to-Digital Converter for High-Speed WLAN Application , 2014, J. Circuits Syst. Comput..

[17]  Bin Li,et al.  A 0.975 μW 10-bit 100 kS/s SAR ADC with an energy-efficient and area-efficient switching scheme , 2017 .

[18]  Yang Liu,et al.  A Power-Efficient Compact Pipelined ADC for ZigBee Receiver Applications , 2016, J. Circuits Syst. Comput..

[19]  Soon-Jyh Chang,et al.  10-bit 30-MS/s SAR ADC Using a Switchback Switching Method , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  A. K. Gupta,et al.  A Two-Stage ADC Architecture With VCO-Based Second Stage , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.