论文信息 - A low glitch 12-bit current-steering CMOS DAC for CNC systems

A low glitch 12-bit current-steering CMOS DAC for CNC systems

A 12-bit, 100-MHz CMOS current-steering D/A converter for CNC (computer number control) systems is presented. To reduce the glitch and increase the SFDR (spurious-free dynamic range), a low crosspoint switch driver and a special dummy switch are applied. In addition, a 4-5-3 segmental structure is used to optimize the performance and layout area. After improvement, the biggest glitch energy decreased from 6.7 pVs to 1.7 pVs, the INL decreased from 2 LSB to 0.8 LSB, the SFDR is 78 dB at a 100-MSPS clock rate and 1 MHz output frequency. This DAC can deliver up to 20.8 mA full-scale current into a 50 Ω load. The power when operating at full-scale current is 163 mW. The layout area is 1.8 × 1.8 mm2 in a standard 0.35-μm CMOS technology.

Lei Jianming | Gui Hanshu | Hu Beiwen

[1] B. J. Tesch,et al. A low glitch 14-b 100-MHz D/A converter , 1997 .

[2] K. O'Sullivan,et al. A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2/ , 2004, IEEE Journal of Solid-State Circuits.

[3] Zhang Gan-ying. A Current Switch Driver for High-Speed Current-Steering DAC , 2010 .

[4] Zhang Chun,et al. A 12-bit current steering DAC with 2-dimensional gradient-error tolerant switching scheme , 2010 .

[5] A. Matsuzawa,et al. A 14-bit 100-MS/s digitally calibrated binary-weighted current-steering CMOS DAC without calibration ADC , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[6] W. Dehaene,et al. A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL , 2004, Proceedings of the 30th European Solid-State Circuits Conference.

[7] Hong Zhiliang,et al. A current-steering self-calibration 14-bit 100-MSPs DAC , 2010 .

[8] Mircea Tomoroga,et al. Low glitch current-steering DAC with split input code , 2007 .

[9] Lin Fujiang,et al. A 0.18 μm CMOS inductorless complementary-noise-canceling-LNA for TV tuner applications , 2010 .

[10] Liu Yun,et al. Design and verification of a 10-bit 1.2-V 100-MSPS D/A IP core based on a 0.13-μm low power CMOS process , 2010 .

[11] G. Van der Plas,et al. A 12 bit 200 MHz low glitch CMOS D/A converter , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).