NB-LDPC check node with pre-sorted input

Non-binary low-density parity-check codes have better communication performance compared to their binary counterparts but they suffer from higher complexity, especially for the check node processing. In this paper a sorting of the input vectors based on a reliability criteria is performed prior to the check node processing. This presorting process allows the Extended Min-Sum (EMS) check node process to focus its effort mainly on the weakest inputs. Proof is given for a check node of degree 12 in GF(64) for the syndrome based algorithm with a number of computed syndromes reduced by a factor of four which directly impacts the check node complexity without performance degradation.

[1]  Zongwang Li,et al.  A Simplified Min-Sum Decoding Algorithm for Non-Binary LDPC Codes , 2012, IEEE Transactions on Communications.

[2]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[3]  Norbert Wehn,et al.  Syndrome based check node processing of high order NB-LDPC decoders , 2015, 2015 22nd International Conference on Telecommunications (ICT).

[4]  Emmanuel Boutillon,et al.  A Novel Architecture for Elementary-Check-Node Processing in Nonbinary LDPC Decoders , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  David Declercq,et al.  Low-complexity decoding for non-binary LDPC codes in high order fields , 2010, IEEE Transactions on Communications.

[6]  David J. C. MacKay,et al.  Low-density parity check codes over GF(q) , 1998, IEEE Communications Letters.

[7]  Radford M. Neal,et al.  Near Shannon limit performance of low density parity check codes , 1996 .

[8]  David Declercq,et al.  Getting Closer to MIMO Capacity with Non-Binary Codes and Spatial Multiplexing , 2010, 2010 IEEE Global Telecommunications Conference GLOBECOM 2010.

[9]  Zhengya Zhang,et al.  A Fully Parallel Nonbinary LDPC Decoder With Fine-Grained Dynamic Clock Gating , 2015, IEEE Journal of Solid-State Circuits.

[10]  David Declercq,et al.  Trellis-Based Extended Min-Sum Algorithm for Non-Binary LDPC Codes and its Hardware Structure , 2013, IEEE Transactions on Communications.

[11]  Norbert Wehn,et al.  A new architecture for high throughput, low latency NB-LDPC check node processing , 2015, 2015 IEEE 26th Annual International Symposium on Personal, Indoor, and Mobile Radio Communications (PIMRC).

[12]  David Declercq,et al.  Decoding Algorithms for Nonbinary LDPC Codes Over GF$(q)$ , 2007, IEEE Transactions on Communications.