Frontend wearout modeling from device to system with power/ground signature analysis

With the scaling of CMOS technology, frontend wearout mechanisms, including Bias Temperature Instability (BTI) and Gate Oxide Breakdown (GOBD), are serious issues for transistors. In general, degradation due to BTI and GOBD are modeled based on test structure data, and the models are expressed by a threshold voltage shift and a voltage dependent ohmic resistance in the circuit simulation. In this paper, we determine the relationship between the threshold voltage shift model and ground signal degradation for BTI, and the oxide degradation model and the ground/power signal degradation for GOBD. The calculation of amplitude and delay shift of the signature signal is used to find the relationship. Then, we find a mathematical model to calculate the degradation of a chip. Also, based on the combined models, we extract the critical path and calculate the system lifetime.

[1]  Chang-Chih Chen,et al.  System-level estimation of threshold voltage degradation due to NBTI with I/O measurements , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  B. Kaczer,et al.  Statistical Model for MOSFET Bias Temperature Instability Component Due to Charge Trapping , 2011, IEEE Transactions on Electron Devices.

[3]  D. Frank,et al.  Transistor-limited constant voltage stress of gate dielectrics , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[4]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[5]  R. Degraeve,et al.  A new model for the field dependence of intrinsic and extrinsic time-dependent dielectric breakdown , 1998 .

[6]  J. Stathis.  Percolation models for gate oxide breakdown , 1999 .

[7]  T. Grasser,et al.  Evidence That Two Tightly Coupled Mechanisms Are Responsible for Negative Bias Temperature Instability in Oxynitride MOSFETs , 2009, IEEE Transactions on Electron Devices.

[8]  J. Sune,et al.  Analytic modeling of leakage current through multiple breakdown paths in SiO/sub 2/ films , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[9]  F. Catthoor,et al.  Impact of Random Soft Oxide Breakdown on SRAM Energy/Delay Drift , 2007, IEEE Transactions on Device and Materials Reliability.

[10]  Eric A. M. Klumperink,et al.  Low-Frequency Noise Phenomena in Switched MOSFETs , 2007, IEEE Journal of Solid-State Circuits.

[11]  Robert C. Aitken,et al.  Analytical model for TDDB-based performance degradation in combinational logic , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[12]  R. Degraeve,et al.  Origin of NBTI variability in deeply scaled pFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[13]  Srikanth Krishnan,et al.  Product drift from NBTI: Guardbanding, circuit and statistical effects , 2010, 2010 International Electron Devices Meeting.

[14]  T. Grasser,et al.  The statistical analysis of individual defects constituting NBTI and its implications for modeling DC- and AC-stress , 2010, 2010 IEEE International Reliability Physics Symposium.

[15]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[16]  W. Marsden.  I and J , 2012 .

[17]  S. Krishnan,et al.  A Model for NBTI in Nitrided Oxide MOSFETs Which Does Not Involve Hydrogen or Diffusion , 2011, IEEE Transactions on Device and Materials Reliability.

[18]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[19]  Chang-Chih Chen,et al.  System-level modeling of microprocessor reliability degradation due to BTI and HCI , 2014, 2014 IEEE International Reliability Physics Symposium.

[20]  J. Bude,et al.  Gate oxide reliability projection to the sub-2 nm regime , 2000 .

[21]  Chang-Chih Chen,et al.  System-level modeling and reliability analysis of microprocessor systems , 2013, 5th IEEE International Workshop on Advances in Sensors and Interfaces IWASI.