Design and allocation of loosely coupled multi-bit flip-flops for power reduction in post-placement optimization
暂无分享,去创建一个
[1] Zhi-Wei Chen,et al. Routability-constrained multi-bit flip-flop construction for clock power reduction , 2013, Integr..
[2] Wai-Kei Mak,et al. Power-Driven Flip-Flop Merging and Relocation , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] Chih-Cheng Hsu,et al. In-placement clock-tree aware multi-bit flip-flop generation for power optimization , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[4] Chih-Cheng Hsu,et al. Post-placement power optimization with multi-bit flip-flops , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
[5] Zhi-Wei Chen,et al. Construction of constrained multi-bit flip-flops for clock power reduction , 2010, The 2010 International Conference on Green Circuits and Systems.
[6] Jai-Ming Lin,et al. Effective and Efficient Approach for Power Reduction by Using Multi-Bit Flip-Flops , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] Chih-Cheng Hsu,et al. Post-Placement Power Optimization With Multi-Bit Flip-Flops , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[8] Yu-Ming Yang,et al. INTEGRA: Fast Multibit Flip-Flop Clustering for Clock Power Saving , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.