Power Aware and Delay Efficient Hybrid CMOS Full-Adder for Ultra Deep Submicron Technology

Low-power circuits are becoming more attractive due to growing of portable device markets. The 1-bit full adder cell is the key building block for any ASIC design. Designing of such low power full-adder circuits is always a challenging concern for any design research. In this paper, we present a new full-adder cell which is designed with multiple pass transistor logic styles, in which some of them use no power/ground rail approach that helps to reduce power. The proposed full-adder was compared with existing low power full adder cells. All these full-adder cells are designed using Generic Process Design Kit (GPDK) 45 nm technology and they are designed in Cadence virtuoso environment and simulated with Cadence spectre simulator. Pre-layout test bench Simulation results shown that proposed full-adder has the advantage of 60% power savings, 32% Speed Improvements and 72% energy improvements.

[1]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[2]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[3]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[4]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yin-Tsung Hwang,et al.  A Novel High-Speed and Energy Efficient 10-Transistor Full Adder Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[7]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[8]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[9]  C. Hu,et al.  Modelling temperature effects of quarter micrometre MOSFETs in BSIM3v3 for circuit simulation , 1997 .

[10]  D. Somasundareswari,et al.  Asynchronous design of energy efficient full adder , 2013, 2013 International Conference on Computer Communication and Informatics.

[11]  D. Radhakrishnan,et al.  Low-voltage low-power CMOS full adder , 2001 .

[12]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.