Threshold logic circuit design of parallel adders using resonant tunneling devices

Resonant tunneling devices and circuit architectures based on monostable-bistable transition logic elements (MOBILEs) are promising candidates for future nanoscale integration. In this paper, the design of clocked MOBILE-type threshold logic gates and their application to arithmetic circuit components is investigated. The gates are composed of monolithically integrated resonant tunneling diodes and heterostructure field-effect transistors. Experimental results are presented for a programmable NAND/NOR gate. Design related aspects such as the impact of lateral device scaling on the circuit performance and a bit-level pipelined operation using a four phase clocking scheme are discussed. The increased computational functionality of threshold logic gates is exploited in two full adder designs having a minimal logic depth of two circuit stages. Due to the self-latching behavior the adder designs are ideally suited for an application in a bit-level pipelined ripple carry adder. To improve the speed a novel pipelined carry lookahead addition scheme for this logic family is proposed.

[1]  James C. Ellenbogen,et al.  Overview of nanoelectronic devices , 1997, Proc. IEEE.

[2]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[3]  Pinaki Mazumder,et al.  Resonant tunneling diodes: models and properties , 1998, Proc. IEEE.

[4]  T. Mizutani,et al.  Weighted sum threshold logic operation of MOBILE (monostable-bistable transition logic element) using resonant-tunneling transistors , 1993, IEEE Electron Device Letters.

[5]  Seigo Tarucha,et al.  Multiple-gated submicron vertical tunnelling structures , 1997 .

[6]  U. Auer,et al.  A novel 3-D integrated RTD-HFET frequency multiplier , 1997, Conference Proceedings. 1997 International Conference on Indium Phosphide and Related Materials.

[7]  B. Brar,et al.  A monolithic 4 bit 2 GSps resonant tunneling analog-to-digital converter , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[8]  W.C.B. Peatman,et al.  Novel resonant tunneling transistor with high transconductance at room temperature , 1994, IEEE Electron Device Letters.

[9]  K. Maezawa,et al.  High-speed and low-power operation of a resonant tunneling logic gate MOBILE , 1998, IEEE Electron Device Letters.

[10]  Koichi Maezawa,et al.  Uniformity of the High Electron Mobility Transistors and Resonant Tunneling Diodes Integrated on an InP Substrate Using an Epitaxial Structure Grown by Molecular Beam Epitaxy and Metalorganic Chemical Vapor Deposition , 1998 .

[11]  U. Auer,et al.  Novel MOBILE gates with low-power, relaxed parameter sensitivity, and increased driving capability , 1999, Conference Proceedings. Eleventh International Conference on Indium Phosphide and Related Materials (IPRM'99) (Cat. No.99CH36362).

[12]  John V. McCanny,et al.  Implementation of signal processing functions using 1-bit systolic arrays , 1982 .

[13]  U. Auer,et al.  A novel 3-D integrated HFET/RTD frequency multiplier , 1996 .

[14]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[15]  Gerhard Klimeck,et al.  Room temperature operation of epitaxially grown Si/Si0.5Ge0.5/Si resonant interband tunneling diodes , 1998 .

[16]  T. Adachihara,et al.  Logic circuits using resonant-tunneling hot electron transistors (RHETs) , 1991, [1991] GaAs IC Symposium Technical Digest.

[17]  S. D. Cotofana,et al.  Addition related arithmetic operations with threshold logic , 1998 .

[18]  A. Seabaugh,et al.  RTD/HFET low standby power SRAM gain cell , 1996, International Electron Devices Meeting. Technical Digest.

[19]  T. Uemura,et al.  Large enhancement of interband tunneling current densities of over 10/sup 5/ A/cm/sup 2/ in In/sub 0.53/Ga/sub 0.47/As-based surface tunnel transistors , 1997, IEEE Electron Device Letters.

[20]  K. Maezawa,et al.  InP-based high-performance monostable-bistable transition logic elements (MOBILEs) using integrated multiple-input resonant-tunneling devices , 1996, IEEE Electron Device Letters.

[21]  J.P.A. van der Wagt,et al.  RTD/HFET low standby power SRAM gain cell , 1998, IEEE Electron Device Letters.

[22]  J. P. Sage,et al.  A new RTD-FET logic family , 1999, Proc. IEEE.

[23]  C. Pacha,et al.  A threshold logic full adder based on resonant tunneling transistors , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[24]  C. Pacha,et al.  System and circuit aspects of nanoelectronics , 1998, Proceedings of the 24th European Solid-State Circuits Conference.

[25]  Peter Glösekötter,et al.  Resonant tunneling transistors for threshold logic circuit applications , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[26]  Toshihiro Itoh,et al.  A novel high-speed flip-flop circuit using RTDs and HEMTs , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[27]  T.C.L.G. Sollner,et al.  New self-aligned planar resonant-tunneling diodes for monolithic circuits , 1997, IEEE Electron Device Letters.

[28]  Earl E. Swartzlander.  Parallel Counters , 1973, IEEE Transactions on Computers.

[29]  George D. Gristede,et al.  Implementation of a self-resetting CMOS 64-bit parallel adder with enhanced testability , 1999, IEEE J. Solid State Circuits.

[30]  Koichi Maezawa,et al.  InP-Based High-Performance Monostable-Bistable Transition Logic Element (MOBILE): an Intelligent Logic Gate Featuring Weighted-Sum Threshold Operations , 1996 .

[31]  Takao Waho,et al.  Resonant-tunneling diode and HEMT logic circuits with multiple thresholds and multilevel output , 1998 .

[32]  P. Fay,et al.  Integration of InAlAs/InGaAs/InP enhancement- and depletion-mode high electron mobility transistors for high-speed circuit applications , 1998 .

[33]  Koichi Maezawa,et al.  Novel current–voltage characteristics in an InP‐based resonant‐tunneling high electron mobility transistor , 1995 .

[34]  Gary H. Bernstein,et al.  12 GHz clocked operation of ultralow power interband resonant tunneling diode pipelined logic gates , 1997, IEEE J. Solid State Circuits.

[35]  C. Pacha,et al.  InP-based HFETs and RTDs for high speed digital circuitry , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[36]  F. Morris,et al.  Transistors and tunnel diodes for analog/mixed-signal circuits and embedded memory , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).