Design and Analysis of a Low Power High-Performance GDI based Radix 4 Multiplier Using Modified Booth Wallace Algorithm

In modern trend, as we are moving for niche devices power managing is a serious anxiety for all handy electronic gadgets. The performance of the device depends highly on temperature profile, which changes rapidly with high power consumption. As most of the devices run by the digital signal processor, the power consumption of DSP chip is the main concern. In the majority of the signal processing algorithms, multiplication operation dominates other operations. Hence in modern low power VLSI design one of the major challenges is to design an efficient multiplier block. In this paper, a low power GDI based radix-4 modified Booth-Wallace multiplier has been projected. CAD tool based simulation shows 35% reduction in power consumption compared to other existing designs.

[1]  P. A. Irfan Khan,et al.  Design of 2×2 vedic multiplier using GDI technique , 2017, 2017 International Conference on Energy, Communication, Data Analytics and Soft Computing (ICECDS).

[2]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Amine Bermak,et al.  32 Bit $\times\,$32 Bit Multiprecision Razor-Based Dynamic Voltage Scaling Multiplier With Operands Scheduler , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  M. Dileep,et al.  Performance Evaluation of Different Multipliers in VLSI using VHDL , 2016 .

[5]  Kaushik Roy,et al.  Scalable Effort Hardware Design , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Mohamed W. Allam.  New methodologies for low-power high-performance digital VLSI design , 2000 .

[7]  Anurag Sharma,et al.  A review paper on different multipliers based on their different performance parameters , 2018, 2018 2nd International Conference on Inventive Systems and Control (ICISC).

[8]  Biswarup Mukherjee,et al.  Design & study of a low power high speed full adder using GDI multiplexer , 2015, 2015 IEEE 2nd International Conference on Recent Trends in Information Systems (ReTIS).

[9]  Arindam Biswas,et al.  Design of a low power 4×4 multiplier based on five transistor (5-T) half adder, eight transistor (8-T) full adder & two transistor (2-T) AND gate , 2015, Proceedings of the 2015 Third International Conference on Computer, Communication, Control and Information Technology (C3IT).

[10]  K DarwishTarek,et al.  Performance analysis of low-power 1-Bit CMOS full adder cells , 2002 .

[11]  Makoto Suzuki,et al.  A 4.4-ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[12]  Paul Winterrowd,et al.  Multiplier Evolution: A Family of Multiplier VLSI Implementations , 2008, Comput. J..

[13]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[14]  Saiyu Ren,et al.  Low-power-delay-product radix-4 8*8 Booth multiplier in CMOS , 2018 .

[15]  Yasuhiro Takahashi,et al.  4×4-bit array two phase clocked adiabatic static CMOS logic multiplier with new XOR , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[16]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .