论文信息 - Low-Power AES Design Using Parallel Architecture

Low-Power AES Design Using Parallel Architecture

This paper presents a design of AES (advanced encryption standard) with parallel architecture. The proposed architecture maintains throughput as it is but consumes lower power than the original architecture by using 1/2 clock-rate and reducing supply voltage. Models were designed using VHDL and verified by both functional and gate-level simulation. They were logically synthesized using 0.25 um, 90 nm cell library by Synopsys Design compiler. Power consumption was computed by Synopsys PrimePower.

Jong Tae Kim | Hyun Suk Choi | Joong Hyun Choi

[1] William Stallings,et al. Cryptography and network security , 1998 .

[2] Sandra Dominikus,et al. A Highly Regular and Scalable AES Hardware Architecture , 2003, IEEE Trans. Computers.

[3] Anantha P. Chandrakasan,et al. Low Power Digital CMOS Design , 1995 .

[4] Douglas J. Smith,et al. HDL Chip Design: A Practical Guide for Designing, Synthesizing and Simulating ASICs and FPGAs Using VHDL or Verilog , 1998 .

[5] Thomas A. DeMassa,et al. Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.