Design of a pre-scheduled data bus for advanced encryption standard encrypted system-on-chips

This paper proposes a high efficiency data bus (DBUS) for Advanced Encryption Standard (AES) encrypted system-on-chips (SoCs). Using DBUS, the data sequence can be pre-selected for AES encryption/decryption, so that the state buffering and rescheduling overhead can be reduced. FPGA results show that the DBUS based design lowers the dynamic energy to 66.93%, and achieves up to 1.30 times higher valid throughput compared with the Advanced eXensible Interface (AXI) based implementation.

[1]  Yajun Ha,et al.  FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Xiaokun Yang,et al.  A High-Performance On-Chip Bus (MSBUS) Design and Verification , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  A. M. Abdullah,et al.  Wireless lan medium access control (mac) and physical layer (phy) specifications , 1997 .

[4]  Ahmad-Reza Sadeghi,et al.  Security analysis on consumer and industrial IoT devices , 2016, 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC).

[5]  Cheng-Wen Wu,et al.  An Efficient Multimode Multiplier Supporting AES and Fundamental Operations of Public-Key Cryptosystems , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Arash Reyhani-Masoleh,et al.  Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM , 2012, IEEE Transactions on Computers.

[7]  Paula Fikkert,et al.  Specification of the Bluetooth System , 2003 .

[8]  Keshab K. Parhi,et al.  On the Optimum Constructions of Composite Field for the AES Algorithm , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Miodrag Potkonjak,et al.  Security of IoT systems: Design challenges and opportunities , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[11]  Asoke K. Nandi,et al.  Construction of Optimum Composite Field Architecture for Compact High-Throughput AES S-Boxes , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.