Performance improvement of chip-level CMOS-integrated ReRAM cells through material optimization