A CMOS circuit for STDP with a symmetric time window
暂无分享,去创建一个
Abstract In some spiking neuron models, analog information is expressed by the timing of neuronal spike firing events, and synaptic weights change depending on the relative timing between asynchronous spikes, which is called spike-timing dependent synaptic plasticity (STDP). In this paper, we propose an analog CMOS circuit for STDP with a symmetric time window and a Hopfield-type VLSI neural network using the synapse circuit. We have confirmed by circuit simulations that the network can perform autocorrelation learning from input spike patterns.
[1] Takashi Morie,et al. An analog CMOS circuit for spiking neuron models , 2006 .
[2] Tetsuya Asai,et al. Precisely-timed synchronization among spiking neural circuits on analog VLSIs , 2006 .
[3] Wofgang Maas,et al. Networks of spiking neurons: the third generation of neural network models , 1997 .
[4] Takeshi Aihara,et al. Spatial analysis of spike‐timing‐dependent LTP and LTD in the CA1 area of hippocampal slices using optical imaging , 2005, Hippocampus.