Analysis of active pixel sensor readout circuit

This work provides a detailed analysis of active pixel sensor, pixel and column circuit. Surprisingly, we find that shorter readout times can be achieved by reducing the bias current and hence reducing energy consumption. We investigate the effect of nonidealities on the readout operation. We find that when the follower transistor channel-length modulation is taken into consideration, delay is reduced, which implies that shorter length transistors can be used in the pixel. We show that readout time decreases linearly with technology scaling.

[1]  Eric R. Fossum,et al.  Digital camera system on a chip , 1998, IEEE Micro.

[2]  B. Mansoorian,et al.  A high speed, 500 frames/s, 1024/spl times/1024 CMOS active pixel sensor , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[3]  A. Matsuzawa,et al.  A CMOS image sensor for focal-plane low-power motion vector estimation , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[4]  B.J. Hosticka,et al.  A CMOS image sensor for high-speed imaging , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Abbas El Gamal,et al.  Integration of image capture and processing: beyond single-chip digital camera , 2001, IS&T/SPIE Electronic Imaging.