Computer-aided design of step recovery diode frequency multipliers

Through the study of the step recovery diode (SRD) models,a method for improving the efficiency of CAD of SRD frequency multipliers is proposed. By reducing the nonlinearity of the SRD model to an appropriate extent, the simulation and optimization of SRD frequency multipliers can be carried out more easily and faster. Systematic design and optimization of an SRD frequency multiplier is described. Simulation results of this SRD frequency multiplier are compared with experimental results.

[1]  W. E. Kunz,et al.  50 GHz sampler hybrid utilizing a small shockline and an internal SRD , 1991, 1991 IEEE MTT-S International Microwave Symposium Digest.

[2]  A. Raisanen,et al.  A new model of step recovery diode for CAD , 1995, Proceedings of 1995 IEEE MTT-S International Microwave Symposium.

[3]  K. L. Kotzebue,et al.  A circuit model of the step-recovery diode , 1965 .

[4]  P. Johns,et al.  The Design of Coupled Microstrip Lines , 1975 .

[5]  C. S. Aitchison,et al.  A 20 GHz microwave sampler , 1992 .

[6]  A. N. Pergande.  One watt W-band transmitter , 1994, 1994 IEEE MTT-S International Microwave Symposium Digest (Cat. No.94CH3389-4).

[7]  J. Moll,et al.  Physical modeling of the step recovery diode for pulse and harmonic generation circuits , 1969 .