论文信息 - Implementation of pipelined LMS adaptive filter for low-power VLSI applications

Implementation of pipelined LMS adaptive filter for low-power VLSI applications

In this paper, we described the implementation of a pipelined low-power 6 taps adaptive filter, based on the least-mean square (LMS) algorithm. The process of the power characterization procedure is very efficient and can be easily set in synthesis based design flows without too much additional effort. The architecture shows a novel tradeoff between algorithmic performance and power dissipation. In this work, we also characterized the power with a natural top-down design methodology with iterative improvement.

Maher Rizkalla | Paul Salama | B. Dukel

[1] Massoud Pedram,et al. Low power design methodologies , 1996 .

[2] Farid N. Najm,et al. A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3] Keshab K. Parhi,et al. Low-Area/Power Parallel FIR Digital Filter Implementations , 1997, J. VLSI Signal Process..

[4] Wolfgang Fichtner. Design of VLSI Systems , 1986, Embedded Systems.

[5] S. Haykin,et al. Adaptive Filter Theory , 1986 .

[6] Bernard Widrow,et al. Adaptive Signal Processing , 1985 .

[7] Keshab K. Parhi,et al. Power Efficient Folding of Pipelined LMS Adaptive Filters with Applications to Wireline Digital Communications , 2000, J. VLSI Signal Process..