DFT advances in the Motorola's MPC7400, a PowerPC G4 microprocessor.

[1]  M. Abadir,et al.  Design-for-test methodology for Motorola PowerPC/sup TM/ microprocessors , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[2]  D. Reid,et al.  450 MHz PowerPC/sup TM/ microprocessor with enhanced instruction set and copper interconnect , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Carol Pyron,et al.  Test Strategy for the PowerPC 750 Microprocessor , 1998, IEEE Des. Test Comput..

[4]  Charles Njinda,et al.  How seriously do you take possible-detect faults? , 1997, Proceedings International Test Conference 1997.

[5]  Carol Pyron,et al.  Next generation PowerPC/sup TM/ microprocessor test strategy improvements , 1997, Proceedings International Test Conference 1997.

[6]  Grady Giles,et al.  A case study of the test development for the 2nd generation ColdFire/sup R/ microprocessors , 1997, Proceedings International Test Conference 1997.

[7]  Siyad C. Ma,et al.  Testability features of AMD-K6/sup TM/ microprocessor , 1997, Proceedings International Test Conference 1997.

[8]  Craig Hunter,et al.  Integrated diagnostics for embedded memory built-in self test on PowerPC/sup TM/ devices , 1997, Proceedings International Conference on Computer Design VLSI in Computers and Processors.

[9]  Craig Hunter,et al.  The PowerPC 603 microprocessor: an array built-in self test mechanism , 1994, Proceedings., International Test Conference.

[10]  Louise Trevillyan,et al.  Functional comparison of logic designs for VLSI circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[11]  Magdy S. Abadir,et al.  Logic design verification via test generation , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..