An Efficient Gate Library for Ambipolar CNTFET Logic
暂无分享,去创建一个
[1] P. Avouris,et al. Novel carbon nanotube FET design with tunable polarity , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..
[2] Mary Jane Irwin,et al. Logic synthesis for field-programmable gate arrays , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Tsutomu Sasao. EXMIN2: a simplification algorithm for exclusive-OR-sum-of-products expressions for multiple-valued-input two-valued-output functions , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[4] Andre K. Geim,et al. The rise of graphene. , 2007, Nature materials.
[5] H.-S. Philip Wong,et al. Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[6] Jing Guo,et al. Technology exploration for graphene nanoribbon FETs , 2008, 2008 45th ACM/IEEE Design Automation Conference.
[7] Abbes Tahraoui,et al. Top-gated silicon nanowire transistors in a single fabrication step. , 2009, ACS nano.
[8] Thomas Zimmer,et al. A compact model for double gate carbon nanotube FET , 2010, 2010 Proceedings of the European Solid State Device Research Conference.
[9] Giovanni De Micheli,et al. Novel library of logic gates with ambipolar CNTFETs: Opportunities for multi-level logic synthesis , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[10] John Robertson,et al. Electronic transport in ambipolar silicon nanowires , 2007 .
[11] Frédéric Gaffiot,et al. CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[12] Takayasu Sakurai,et al. Analysis and future trend of short-circuit power , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[13] Tsutomu Sasao,et al. Switching Theory for Logic Synthesis , 1999, Springer US.
[14] I. O'Connor,et al. Dynamically reconfigurable logic gate cells and matrices using CNTFETs , 2008, 2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era.
[15] Ian O'Connor,et al. Novel CNTFET-based Reconfigurable Logic Gate Design , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[16] Mohamed I. Elmasry,et al. Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.
[17] Frédéric Gaffiot,et al. Design of a Novel CNTFET-based Reconfigurable Logic Gate , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[18] Wolfgang Fichtner,et al. Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.
[19] J. Knoch,et al. High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.
[20] R. Chau,et al. Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.
[21] Robert K. Brayton,et al. Whirlpool PLAs: a regular logic structure and their synthesis , 2002, ICCAD 2002.
[22] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .
[23] Yusuf Leblebici,et al. Programmable logic circuits based on ambipolar CNFET , 2008, 2008 45th ACM/IEEE Design Automation Conference.