Logic systhesis of finely pipelined asynchronous datapanths using DCVSL cells