Spike-Based Synaptic Plasticity in Silicon: Design, Implementation, Application, and Challenges

The ability to carry out signal processing, classification, recognition, and computation in artificial spiking neural networks (SNNs) is mediated by their synapses. In particular, through activity-dependent alteration of their efficacies, synapses play a fundamental role in learning. The mathematical prescriptions under which synapses modify their weights are termed synaptic plasticity rules. These learning rules can be based on abstract computational neuroscience models or on detailed biophysical ones. As these rules are being proposed and developed by experimental and computational neuroscientists, engineers strive to design and implement them in silicon and en masse in order to employ them in complex real-world applications. In this paper, we describe analog very large-scale integration (VLSI) circuit implementations of multiple synaptic plasticity rules, ranging from phenomenological ones (e.g., based on spike timing, mean firing rates, or both) to biophysically realistic ones (e.g., calcium-dependent models). We discuss the application domains, weaknesses, and strengths of various representative approaches proposed in the literature, and provide insight into the challenges that engineers face when designing and implementing synaptic plasticity rules in VLSI technology for utilizing them in real-world applications.

[1]  Piotr Dudek,et al.  Compact silicon neuron circuit with spiking and bursting behaviour , 2008, Neural Networks.

[2]  Johannes Schemmel,et al.  Implementing Synaptic Plasticity in a VLSI Spiking Neural Network Model , 2006, The 2006 IEEE International Joint Conference on Neural Network Proceedings.

[3]  P. Palange,et al.  From the authors , 2007, European Respiratory Journal.

[4]  J. Lisman.  A mechanism for memory storage insensitive to molecular turnover: a bistable autophosphorylating kinase. , 1985, Proceedings of the National Academy of Sciences of the United States of America.

[5]  Riccardo Rizzo,et al.  An Application of Spike-Timing-Dependent Plasticity to Readout Circuit for Liquid State Machine , 2007, 2007 International Joint Conference on Neural Networks.

[6]  A. Thakoor,et al.  Design of parallel hardware neural network systems from custom analog VLSI 'building block' chips , 1989, International 1989 Joint Conference on Neural Networks.

[7]  T. Serrano-Gotarredona,et al.  STDP and STDP variations with memristors for spiking neuromorphic learning systems , 2013, Front. Neurosci..

[8]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.

[9]  Giacomo Indiveri,et al.  A device mismatch compensation method for VLSI neural networks , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[10]  Vittorio Dante,et al.  A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory , 2003, IEEE Trans. Neural Networks.

[11]  Chi-Sang Poon,et al.  Iono-neuromorphic implementation of spike-timing-dependent synaptic plasticity , 2011, 2011 Annual International Conference of the IEEE Engineering in Medicine and Biology Society.

[12]  Davide Badoni,et al.  Spike-Driven Synaptic Plasticity: Theory, Simulation, VLSI Implementation , 2000, Neural Computation.

[13]  Giacomo Indiveri,et al.  Automated synthesis of asynchronous event-based interfaces for neuromorphic systems , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[14]  Johannes Schemmel,et al.  A wafer-scale neuromorphic hardware system for large-scale neural modeling , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[15]  J. Cowan,et al.  Excitatory and inhibitory interactions in localized populations of model neurons. , 1972, Biophysical journal.

[16]  Chi-Sang Poon,et al.  Neuromorphic Silicon Neurons and Large-Scale Neural Networks: Challenges and Opportunities , 2011, Front. Neurosci..

[17]  Leon N. Cooper ... et al..  Theory of cortical plasticity , 2014 .

[18]  H. Markram,et al.  Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPs , 1997, Science.

[19]  Andrew S. Cassidy,et al.  Building block of a programmable neuromorphic substrate: A digital neurosynaptic core , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[20]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[21]  Mario Pannunzi,et al.  Classification of Correlated Patterns with a Configurable Analog VLSI Neural Network of Spiking Neurons and Self-Regulating Plastic Synapses , 2009, Neural Computation.

[22]  Giacomo Indiveri,et al.  A VLSI network of spiking neurons with an asynchronous static random access memory , 2011, 2011 IEEE Biomedical Circuits and Systems Conference (BioCAS).

[23]  Timothée Masquelier,et al.  Learning to recognize objects using waves of spikes and Spike Timing-Dependent Plasticity , 2010, The 2010 International Joint Conference on Neural Networks (IJCNN).

[24]  Carver A. Mead,et al.  Neuromorphic electronic systems , 1990, Proc. IEEE.

[25]  Narayan Srinivasa,et al.  Energy-Efficient Neuron, Synapse and STDP Integrated Circuits , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[26]  L. Cooper,et al.  A unified model of NMDA receptor-dependent bidirectional synaptic plasticity , 2002, Proceedings of the National Academy of Sciences of the United States of America.

[27]  René Schüffny,et al.  Replicating experimental spike and rate based neural learning in CMOS , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[28]  Nathan Intrator,et al.  Theory of Cortical Plasticity: (With Software Package “PLASTICITY”) , 2004 .

[29]  Shih-Chii Liu,et al.  Analog VLSI: Circuits and Principles , 2002 .

[30]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[31]  Giacomo Indiveri,et al.  A memory-efficient routing method for large-scale spiking neural networks , 2013, 2013 European Conference on Circuit Theory and Design (ECCTD).

[32]  Eero P. Simoncelli,et al.  Spatio-temporal correlations and visual signalling in a complete neuronal population , 2008, Nature.

[33]  Gert Cauwenberghs,et al.  Dynamically Reconfigurable Silicon Array of Spiking Neurons With Conductance-Based Synapses , 2007, IEEE Transactions on Neural Networks.

[34]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[35]  Yong Liu,et al.  A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[36]  Kwabena Boahen,et al.  Dynamical System Guided Mapping of Quantitative Neuronal Models Onto Neuromorphic Hardware , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[37]  David W. Nauen,et al.  Coactivation and timing-dependent integration of synaptic potentiation and depression , 2005, Nature Neuroscience.

[38]  Jim D. Garside,et al.  Overview of the SpiNNaker System Architecture , 2013, IEEE Transactions on Computers.

[39]  Nicolangelo Iannella,et al.  Frontiers in Computational Neuroscience Computational Neuroscience , 2022 .

[40]  Nathan Intrator,et al.  Theory of Cortical Plasticity , 2004 .

[41]  Nicolangelo Iannella,et al.  Synaptic efficacy cluster formation across the dendrite via STDP , 2006, Neuroscience Letters.

[42]  Shih-Chii Liu,et al.  Perceptron learning rule derived from spike-frequency adaptation and spike-time-dependent plasticity , 2010, Proceedings of the National Academy of Sciences.

[43]  Andrew Nere,et al.  A Neuromorphic Architecture for Object Recognition and Motion Anticipation Using Burst-STDP , 2012, PloS one.

[44]  Paul E. Hasler,et al.  Biological learning modeled in an adaptive floating-gate system , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[45]  J. Hopfield,et al.  All-or-none potentiation at CA3-CA1 synapses. , 1998, Proceedings of the National Academy of Sciences of the United States of America.

[46]  Alister Hamilton,et al.  Analog VLSI Circuit Implementation of an Adaptive Neuromorphic Olfaction Chip , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[47]  Wulfram Gerstner,et al.  Frontiers in Synaptic Neuroscience Synaptic Neuroscience , 2022 .

[48]  Mostafa Rahimi Azghadi,et al.  Design and implementation of BCM rule based on spike-timing dependent plasticity , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[49]  Y. Dan,et al.  Spike-timing-dependent synaptic modification induced by natural spike trains , 2002, Nature.

[50]  Alan F. Murray,et al.  Spike-Timing-Dependent Plasticity With Weight Dependence Evoked From Physical Constraints , 2012, IEEE Transactions on Biomedical Circuits and Systems.

[51]  Mostafa Rahimi Azghadi,et al.  Efficient design of triplet based Spike-Timing Dependent Plasticity , 2012, The 2012 International Joint Conference on Neural Networks (IJCNN).

[52]  Andrew P Davison,et al.  Learning Cross-Modal Spatial Transformations through Spike Timing-Dependent Plasticity , 2006, The Journal of Neuroscience.

[53]  C. Mead,et al.  Neuromorphic analogue VLSI. , 1995, Annual review of neuroscience.

[54]  D. Abbott,et al.  Tunable Low Energy, Compact and High Performance Neuromorphic Circuit for Spike-Based Synaptic Plasticity , 2014, PloS one.

[55]  Mostafa Rahimi Azghadi,et al.  A neuromorphic VLSI design for spike timing and rate based synaptic plasticity , 2013, Neural Networks.

[56]  M. Bear,et al.  A biophysically-based neuromorphic model of spike rate- and timing-dependent plasticity , 2011, Proceedings of the National Academy of Sciences.

[57]  Johannes Schemmel,et al.  A comprehensive workflow for general-purpose neural modeling with highly configurable neuromorphic hardware systems , 2010, Biological Cybernetics.

[58]  T. Bliss,et al.  A synaptic model of memory: long-term potentiation in the hippocampus , 1993, Nature.

[59]  W. Gerstner,et al.  Spike-Timing-Dependent Plasticity: A Comprehensive Overview , 2012, Front. Syn. Neurosci..

[60]  Philipp Häfliger,et al.  A multi-level static memory cell , 2003, ISCAS.

[61]  Giacomo Indiveri,et al.  Real-Time Classification of Complex Patterns Using Spike-Based Learning in Neuromorphic VLSI , 2009, IEEE Transactions on Biomedical Circuits and Systems.

[62]  Gert Cauwenberghs,et al.  Neuromorphic Silicon Neuron Circuits , 2011, Front. Neurosci.

[63]  Chiara Bartolozzi,et al.  Synaptic Dynamics in Analog VLSI , 2007, Neural Computation.

[64]  Derek Abbott,et al.  Memristive Device Fundamentals and Modeling: Applications to Circuits and Systems Simulation , 2012, Proceedings of the IEEE.

[65]  Bernabé Linares-Barranco,et al.  On the design and characterization of femtoampere current-mode circuits , 2003, IEEE J. Solid State Circuits.

[66]  Guy Rachmuth,et al.  Transistor analogs of emergent iono‐neuronal dynamics , 2008, HFSP journal.

[67]  Giacomo Indiveri,et al.  Integration of nanoscale memristor synapses in neuromorphic computing architectures , 2013, Nanotechnology.

[68]  Wulfram Gerstner,et al.  SPIKING NEURON MODELS Single Neurons , Populations , Plasticity , 2002 .

[69]  Tobi Delbrück,et al.  Bias Current Generators with Wide Dynamic Range , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[70]  N. Spruston,et al.  Questions about STDP as a General Model of Synaptic Plasticity , 2010, Front. Syn. Neurosci..

[71]  Johannes Schemmel,et al.  Is a 4-Bit Synaptic Weight Resolution Enough? – Constraints on Enabling Spike-Timing Dependent Plasticity in Neuromorphic Hardware , 2012, Front. Neurosci..

[72]  Dharmendra S. Modha,et al.  A Digital Neurosynaptic Core Using Event-Driven QDI Circuits , 2012, 2012 IEEE 18th International Symposium on Asynchronous Circuits and Systems.

[73]  G. Bi,et al.  Synaptic Modifications in Cultured Hippocampal Neurons: Dependence on Spike Timing, Synaptic Strength, and Postsynaptic Cell Type , 1998, The Journal of Neuroscience.

[74]  S. Wang,et al.  Graded bidirectional synaptic plasticity is composed of switch-like unitary events. , 2005, Proceedings of the National Academy of Sciences of the United States of America.

[75]  Alan F. Murray,et al.  Synaptic rewiring for topographic mapping and receptive field development , 2010, Neural Networks.

[76]  Kwabena Boahen,et al.  Point-to-point connectivity between neuromorphic chips using address events , 2000 .

[77]  Mostafa Rahimi Azghadi,et al.  A new compact analog VLSI model for Spike Timing Dependent Plasticity , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[78]  K. Obermayer,et al.  Cortical reorganization consistent with spike timing–but not correlation-dependent plasticity , 2007, Nature Neuroscience.

[79]  Walter Senn,et al.  Learning Real-World Stimuli in a Neural Network with Spike-Driven Synaptic Dynamics , 2007, Neural Computation.

[80]  Chuang-Chung Lee,et al.  Kinetic modeling of amyloid fibrillation and synaptic plasticity as memory loss and formation mechanisms , 2008 .

[81]  W. Gerstner,et al.  Triplets of Spikes in a Model of Spike Timing-Dependent Plasticity , 2006, The Journal of Neuroscience.

[82]  S. Thorpe,et al.  Spike Timing Dependent Plasticity Finds the Start of Repeating Patterns in Continuous Spike Trains , 2008, PloS one.

[83]  Stephan Hartmann,et al.  VLSI Implementation of a 2.8 Gevent/s Packet-Based AER Interface with Routing and Event Sorting Functionality , 2011, Front. Neurosci..

[84]  Said F. Al-Sarawi,et al.  A Review of 3-D Packaging Technology , 1998 .

[85]  J. Pfister,et al.  A triplet spike-timing–dependent plasticity model generalizes the Bienenstock–Cooper–Munro rule to higher-order spatiotemporal correlations , 2011, Proceedings of the National Academy of Sciences.

[86]  N. Brunel,et al.  Calcium-based plasticity model explains sensitivity of synaptic changes to spike pattern, rate, and dendritic location , 2012, Proceedings of the National Academy of Sciences.

[87]  P. J. Sjöström,et al.  Rate, Timing, and Cooperativity Jointly Determine Cortical Synaptic Plasticity , 2001, Neuron.

[88]  H. Shouval.  What is the appropriate description level for synaptic plasticity? , 2011, Proceedings of the National Academy of Sciences of the United States of America.

[89]  Eugene M. Izhikevich,et al.  Relating STDP to BCM , 2003, Neural Computation.

[90]  Johannes Partzsch,et al.  Rate and Pulse Based Plasticity Governed by Local Synaptic State Variables , 2010, Front. Syn. Neurosci..

[91]  Tobi Delbrück,et al.  A Multichip Pulse-Based Neuromorphic Infrastructure and Its Application to a Model of Orientation Selectivity , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[92]  Alan F. Murray,et al.  Spike timing dependent plasticity (STDP) can ameliorate process variations in neuromorphic VLSI , 2005, IEEE Transactions on Neural Networks.

[93]  Kwabena Boahen,et al.  Silicon Neurons That Compute , 2012, ICANN.

[94]  Kea-Tiong Tang,et al.  A spiking neural network chip for odor data classification , 2012, 2012 IEEE Asia Pacific Conference on Circuits and Systems.

[95]  Philipp Häfliger.  Adaptive WTA With an Analog VLSI Neuromorphic Learning Chip , 2007, IEEE Transactions on Neural Networks.

[96]  Paul E. Hasler,et al.  Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[97]  Timothée Masquelier,et al.  Unsupervised Learning of Visual Features through Spike Timing Dependent Plasticity , 2007, PLoS Comput. Biol..

[98]  Patrick Camilleri,et al.  Robust Working Memory in an Asynchronously Spiking Neural Network Realized with Neuromorphic VLSI , 2011, Frontiers in Neuroscience.

[99]  Kazuyuki Aihara,et al.  A CMOS Spiking Neural Network Circuit with Symmetric/Asymmetric STDP Function , 2009, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[100]  René Schüffny,et al.  Live demonstration: Multiple-timescale plasticity in a neuromorphic system , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[101]  D. Strukov,et al.  CMOL: Devices, Circuits, and Architectures , 2006 .

[102]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[103]  Alan F. Murray,et al.  Synchrony detection and amplification by silicon neurons with STDP synapses , 2004, IEEE Transactions on Neural Networks.

[104]  Jennifer Hasler,et al.  Finding a roadmap to achieve large neuromorphic hardware systems , 2013, Front. Neurosci..

[105]  Mostafa Rahimi Azghadi,et al.  Novel VLSI implementation for triplet-based spike-timing dependent plasticity , 2011, 2011 Seventh International Conference on Intelligent Sensors, Sensor Networks and Information Processing.

[106]  Daniel J. Amit,et al.  Learning in Neural Networks with Material Synapses , 1994, Neural Computation.

[107]  Giacomo Indiveri,et al.  An Event-Based Neural Network Architecture With an Asynchronous Programmable Synaptic Memory , 2014, IEEE Transactions on Biomedical Circuits and Systems.

[108]  Giacomo Indiveri,et al.  Frontiers in Neuromorphic Engineering , 2011, Front. Neurosci..

[109]  L. Abbott,et al.  Synaptic plasticity: taming the beast , 2000, Nature Neuroscience.

[110]  J. Knott.  The organization of behavior: A neuropsychological theory , 1951 .

[111]  Kwabena Boahen,et al.  Learning in Silicon: Timing is Everything , 2005, NIPS.

[112]  L. Abbott,et al.  Competitive Hebbian learning through spike-timing-dependent synaptic plasticity , 2000, Nature Neuroscience.

[113]  Tobi Delbrück,et al.  32-bit Configurable bias current generator with sub-off-current capability , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[114]  Mostafa Rahimi Azghadi,et al.  Programmable neuromorphic circuits for spike-based neural dynamics , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[115]  Rodrigo Alvarez-Icaza,et al.  A Multicast Tree Router for Multichip Neuromorphic Systems , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[116]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.