Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine

The invention of neuromorphic computing architecture is inspired by the working mechanism of human-brain. Memristor technology revitalized neuromorphic computing system design by efficiently executing the analog Matrix-Vector multiplication on the memristor-based crossbar (MBC) structure. However, programming the MBC to the target state can be very challenging due to the difficulty to real-time monitor the memristor state during the training. In this work, we quantitatively analyzed the sensitivity of the MBC programming to the process variations and input signal noise. We then proposed a noise-eliminating training method on top of a new crossbar structure to minimize the noise accumulation during the MBC training and improve the trained system performance, i.e.,the pattern recall rate. A digital-assisted initialization step for MBC training is also introduced to reduce the training failure rate as well as the training time. Experimental results show that our noise-eliminating training method can improve the pattern recall rate. For the tested patterns with 128 × 128 pixels our technique can reduce the MBC training time by 12.6% ~ 14.1% for the same pattern recognition rate, or improve the pattern recall rate by 18.7% ~ 36.2% for the same training time.

[1]  Qing Wu,et al.  Hardware realization of BSB recall function using memristor crossbar arrays , 2012, DAC Design Automation Conference 2012.

[2]  Norman P. Jouppi,et al.  Heterogeneous chip multiprocessors , 2005, Computer.

[3]  Shimeng Yu,et al.  Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory , 2011 .

[4]  Sylvie Renaud,et al.  A $Q$ -Modification Neuroadaptive Control Architecture for Discrete-Time Systems , 2010 .

[5]  Peng Li,et al.  Multigrid on GPU: tackling power grid analysis on parallel SIMT platforms , 2008, ICCAD 2008.

[6]  Jacques-Olivier Klein,et al.  Hight fault tolerance in neural crossbar , 2010, 5th International Conference on Design & Technology of Integrated Systems in Nanoscale Era.

[7]  Sylvie Renaud,et al.  Real-Time Simulation of Biologically Realistic Stochastic Neurons in VLSI , 2010, IEEE Transactions on Neural Networks.

[8]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[9]  L. Chua Memristor-The missing circuit element , 1971 .

[10]  Teresa Riesgo,et al.  Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training , 2009, IEEE Transactions on Industrial Electronics.

[11]  Narayan Srinivasa,et al.  A functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. , 2012, Nano letters.

[12]  Gert Cauwenberghs,et al.  Analog VLSI Biophysical Neurons and Synapses With Programmable Membrane Channel Kinetics , 2010, IEEE Transactions on Biomedical Circuits and Systems.