Scaling Limits on All-Spin Logic

Scaling limits on all-spin logic (ASL) are theoretically studied using the spin circuit theory and the stochastic Landau-Lifshitz-Gilbert equation under the macrospin approximation. It is found that as ASL circuits are scaled, the device delay significantly increases due to a stronger dipole coupling between the input and the output magnets. The effect of the dipole interaction can be mitigated by increasing the input current and by using smaller magnets with stronger material anisotropy and weaker saturation magnetization. Furthermore, the presence of the leakage current modifies the device delay. Finally, both delay and energy of ASL dramatically increase as the shunt path is shortened. Possible solutions to eliminate the leakage current and the shunt path are discussed.

[1]  Fert,et al.  Theory of the perpendicular magnetoresistance in magnetic multilayers. , 1993, Physical review. B, Condensed matter.

[2]  Dmitri E. Nikonov,et al.  Static and Clocked Spintronic Circuit Design and Simulation With Performance Analysis Relative to CMOS , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Dmitri E. Nikonov,et al.  Modeling and Design of Spintronic Integrated Circuits , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. Graef,et al.  The equivalent ellipsoid of a magnetized body , 2006 .

[5]  A. Naeemi,et al.  A Model Study of an Error-Free Magnetization Reversal Through Dipolar Coupling in a Two-Magnet System , 2016, IEEE Transactions on Magnetics.

[6]  Azad Naeemi,et al.  Impact of Dimensional Scaling and Size Effects on Spin Transport in Copper and Aluminum Interconnects , 2013, IEEE Transactions on Electron Devices.

[7]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.

[8]  W. Brown.  Thermal Fluctuations of a Single‐Domain Particle , 1963 .

[9]  I. Young,et al.  Design and Analysis of Copper and Aluminum Interconnects for All-Spin Logic , 2014, IEEE Transactions on Electron Devices.

[10]  I. Young,et al.  Design and Analysis of Si Interconnects for All-Spin Logic , 2014, IEEE Transactions on Magnetics.

[11]  Azad Naeemi,et al.  Interconnects for All-Spin Logic Using Automotion of Domain Walls , 2015, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[12]  P. Kelly,et al.  Non-collinear magnetoelectronics , 2006, cond-mat/0602151.

[13]  Dmitri E. Nikonov,et al.  Overview of Beyond-CMOS Devices and a Uniform Methodology for Their Benchmarking , 2013, Proceedings of the IEEE.

[14]  Jonathan Z. Sun.  Spin-current interaction with a monodomain magnetic body: A model study , 2000 .

[15]  J. C. Sloncxewski,et al.  Current-driven excitation of magnetic multilayers , 2003 .

[16]  S. Koester,et al.  The effect of output-input isolation on the scaling and energy consumption of all-spin logic devices , 2015 .