论文信息 - Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Dynamic hardware plugins in an FPGA with partial run-time reconfiguration

Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet processing circuits on this platform are implemented as Dynamic Hardware Plugin (DHP) modules that fit within a specific region of an FPGA device. The PARBIT tool has been developed to transform and restructure bitfiles created by standard computer aided design tools into partial bitsteams that program DHPs. The methodology allows the platform to hot-swap application-specific DHP modules without disturbing the operation of the rest of the system.

J. Lockwood | E. Horta | D.E. Taylor | D. Parlour

[1] Dzung T. Hoang,et al. Searching genetic databases on Splash 2 , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[2] Martin Turner,et al. An FPGA-based hardware accelerator for image processing , 1994 .

[3] Brad Hutchings,et al. Designing a partially reconfigured system , 1995, Optics East.

[4] Jonathan M. Smith,et al. Protocol boosters: applying programmability to network infrastructures , 1998 .

[5] Scott Hauck,et al. The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[6] Scott McMillan,et al. Partial Run-Time Reconfiguration Using JRTR , 2000, FPL.

[7] John W. Lockwood,et al. Field programmable port extender (FPX) for distributed routing and queuing , 2000, FPGA '00.

[8] John W. Lockwood,et al. Reprogrammable network packet processing on the field programmable port extender (FPX) , 2001, FPGA '01.