28.2 A 0.29mm2 frequency synthesizer in 40nm CMOS with 0.19psrms jitter and <-100dBc reference spur for 802.11ac

Conventional analog PLLs do not scale well with process when compared to all-digital PLLs due to several substantial building blocks such as the loop filter and charge pump (CP). To achieve the required phase noise, the in-band noise is typically suppressed by increasing CP current and loop filter size, while the out-of-band noise is reduced by improving VCO tank Q; both lead to increased die area. This paper presents a fractional-N synthesizer targeting the relatively stringent phase noise requirement to support 256-QAM and MIMO in 802.11ac. It deploys the following techniques to simultaneously address requirements of compact area, low noise and fast calibration: reuse of VCO inductor area for the loop filter; a PFD and CP design that relaxes CP design constraints without sacrificing noise; inductor-less LO generation for 802.11bgn mode; and an area-efficient reference clock doubler and associated calibration scheme. The synthesizer block diagram is shown in Fig. 28.2.1. In 802.11ac/a mode a frequency tripler followed by I/Q dividers realizes the 3/2 frequency multiplication and I/Q generation. In 802.11bgn mode, an LO generation circuit performs the 2/3 frequency multiplication and I/Q generation. This frequency plan features overlapping VCO tuning ranges between 802.11ac/a (FLO=4915~5825MHz) and 802.11bgn (FLO=2412~2484MHz) modes, such that the VCO designed for 802.11ac/a can support 802.11bgn without additional tuning range.

[1]  Babak Vakili-Amini,et al.  A 65nm dual-band 3-stream 802.11n MIMO WLAN SoC , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Nenad Pavlovic,et al.  A 5.3GHz digital-to-time-converter-based fractional-N all-digital PLL , 2011, 2011 IEEE International Solid-State Circuits Conference.

[3]  T. Cho,et al.  A low spur fractional-N digital PLL for 802.11 a/b/g/n/ac with 0.19 psrms jitter , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[4]  Jonathan Borremans,et al.  A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ/Shot 5ps TDC in 40nm digital CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Ian Galton,et al.  Spurious -Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  K.J. Wang,et al.  Spurious Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4 GHz Fractional-N PLL , 2008, IEEE Journal of Solid-State Circuits.

[7]  F. Zhang,et al.  Design of Components and Circuits Underneath Integrated Inductors , 2006, IEEE Journal of Solid-State Circuits.

[8]  Pietro Andreani,et al.  A 36mW/9mW power-scalable DCO in 55nm CMOS for GSM/WCDMA frequency synthesizers , 2012, 2012 IEEE International Solid-State Circuits Conference.