Fault tolerant Four-State Logic by using Self-Healing Cells

The trend towards higher integration and faster operating speed leads to decreasing feature sizes and lower supply voltages in modern integrated circuits. These properties make the circuits more error-prone, requiring a fault tolerant implementation for applications demanding high reliability, e.g. space missions. In previous work we presented a concept how to obtain fault tolerant digital circuits by using asynchronous four-state logic (FSL). This type of logic already exhibits a high degree of fault tolerance where most faults simply halt the circuit (deadlock). The remaining types of faults are handled by temporal redundancy. Adding a deadlock detection unit and introducing the concept of self-healing cells (SHCs) leads to a highly reliable circuit that is able to tolerate even multiple faults. However our experiments revealed that some specific fault constellations neither cause a deadlock nor are they detected by a redundant calculation. We present two improved ways of error detection, which allow to capture even these types of faults. Further, a comparison between the size of an SHC and the achieved fault tolerance wrt. multiple faults is performed.

[1]  Edward J. McCluskey,et al.  Column-Based Precompiled Configurating Techniques for FPGA Fault Tolerance , 2001 .

[2]  Takashi Nanya,et al.  Towards totally self-checking delay-insensitive systems , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[3]  Rajit Manohar,et al.  Fault tolerant asynchronous adder through dynamic self-reconfiguration , 2005, 2005 International Conference on Computer Design.

[4]  Rajit Manohar,et al.  Fault detection and isolation techniques for quasi delay-insensitive circuits , 2004, International Conference on Dependable Systems and Networks, 2004.

[5]  Stephan Wong,et al.  Run-Time Partial Reconfiguration for Removal, Placement and Routing on the Virtex-II Pro , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  Steven A. Guccione,et al.  JBits : A Java-Based Interface to FPGA Hardware , 1999 .

[7]  Régis Leveugle,et al.  Hardening techniques against transient faults for asynchronous circuits , 2005, 11th IEEE International On-Line Testing Symposium.

[8]  Werner Friesenbichler,et al.  Improving Fault Tolerance by Using Reconfigurable Asynchronous Circuits , 2008, 2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems.

[9]  Steven A. Guccione,et al.  XBI: a Java-based interface to FPGA hardware , 1998, Other Conferences.

[10]  Stephen B. Furber,et al.  Built-in self-testing of micropipelines , 1997, Proceedings Third International Symposium on Advanced Research in Asynchronous Circuits and Systems.

[11]  Rajit Manohar,et al.  Efficient failure detection in pipelined asynchronous circuits , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[12]  Ivan E. Sutherland,et al.  Micropipelines , 1989, Commun. ACM.

[13]  Anthony J. McAuley.  Four State Asynchronous Architectures , 1992, IEEE Trans. Computers.

[14]  Steve Furber,et al.  Principles of Asynchronous Circuit Design: A Systems Perspective , 2010 .

[15]  Ronald F. DeMara,et al.  Layered Approach to Intrinsic Evolvable Hardware using Direct Bitstream Manipulation of Virtex II Pro Devices , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[16]  Alain J. Martin,et al.  SEU-tolerant QDI circuits [quasi delay-insensitive asynchronous circuits] , 2005, 11th IEEE International Symposium on Asynchronous Circuits and Systems.