A technique for high-speed circuits on SOI using look-ahead type active body bias control
暂无分享,去创建一个
[1] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .
[2] Toshihiro Sugii,et al. Dynamic threshold pass-transistor logic for improved delay at lower power supply voltages , 1999, IEEE J. Solid State Circuits.
[3] K. Mashiko,et al. A 3.6 Gb/s 340 mW 16:1 pipe-lined multiplexer using SOI-CMOS technology , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[4] M. Sherony,et al. Mainstreaming of the SOI technology , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).
[5] Toru Nakura,et al. A 3.6-Gb/s 340-mW 16:1 pipe-lined multiplexer using 0.18 m SOI-CMOS technology , 2000 .
[6] T. Yoshihara,et al. A 3.6-Gb/s 340-mW 16:1 pipe-lined multiplexer using 0.18 /spl mu/m SOI-CMOS technology , 2000, IEEE Journal of Solid-State Circuits.
[7] Chenming Hu,et al. A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operation , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.