Dual-mode RNS based programmable decimation filter for WCDMA and WLANa

The recent trends envisage multi-standard architectures as a promising solution for the future wireless transceivers. The computationally intensive decimation filter plays an important role in channel selection for multi-mode systems. An efficient reconfigurable implementation is a key to achieve low power consumption. To this end, this paper presents a dual-mode Residue Number System (RNS) based decimation filter which can be programmed for WCDMA and 802.11a standards. Decimation is done using multistage, multirate finite impulse response (FIR) filters. These FIR filters implemented in RNS domain offers high speed because of its carry free operation on smaller residues in parallel channels. Also, the FIR filters exhibit programmability to a selected standard by reconfiguring the hardware architecture. The total area is increased only by 33% to include WLANa compared to a single mode WCDMA transceiver. In each mode, the unused parts of the overall architecture is powered down and bypassed to attain power saving. The performance of the proposed decimation filter in terms of critical path delay and area are tabulated.

[1]  Shahid Masud,et al.  Efficient Sample Rate Conversion for Multi-Standard Software Defined Radios , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[2]  Seungjun Lee,et al.  Design of Dual-Mode Digital Down Converter for WCDMA and cdma2000 , 2004 .

[3]  Hannu Tenhunen,et al.  A fifth-order comb decimation filter for multi-standard transceiver applications , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  Svante Signell,et al.  Multi-Standard Delta-Sigma Decimation Filter Design , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[5]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[6]  Antonio García,et al.  U. Meyer-Baese, A. Lloris: Fast RNS FPL-based Communications Receiver Design and Implementation , 2002, FPL.

[7]  Andrea Gerosa,et al.  A multi-mode /spl Sigma//spl Delta/ analog-to-digital converter for GSM, UMTS and WLAN , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[9]  Gian Carlo Cardarilli,et al.  Low-power adaptive filter based on RNS components , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[10]  Khaled Grati,et al.  Design of Down-Sampling Processors for Radio Communications , 2003 .

[11]  G. Temes.  Delta-sigma data converters , 1994 .

[12]  Chen Zhang,et al.  An efficient digital IF down-converter for dual-mode WCDMA/EDGE receiver based on software radio , 2004, Proceedings of the IEEE 6th Circuits and Systems Symposium on Emerging Technologies: Frontiers of Mobile and Wireless Communication (IEEE Cat. No.04EX710).

[13]  Carol Barrett.  Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications , 1997 .

[14]  Ling Zhang,et al.  A high order multi-bit /spl sigma//spl delta/ modulator for multi-standard wireless receiver , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[15]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .