Functions and Architectures for LDPC Decoding

Implementation of belief propagation for low-density parity-check codes involves selection of functions possessing manageable dynamic range, topologic considerations for aggregation of these functions such that nodes of varying degree can be efficiently realized, and message passing architectures that offer various alternatives for flexibility and throughput. This paper discusses each of these topics and contrasts optimal and sub-optimal techniques where appropriate. In particular, optimal functions for producing extrinsic messages in the absence of an inverse function are described and compared to sub-optimal approaches that do not compute a full set of extrinsic messages. In addition we describe structured and universal message passing architectures and discuss scenarios where application of each may be appropriate.

[1]  Robert G. Gallager,et al.  Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.

[2]  Keshab K. Parhi,et al.  A 54 Mbps (3,6)-regular FPGA LDPC decoder , 2002, IEEE Workshop on Signal Processing Systems.

[3]  A. J. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[4]  Naresh R. Shanbhag,et al.  High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Frederic Guilloud,et al.  Generic Architecture for LDPC Codes Decoding , 2004 .

[6]  B. V. K. Vijaya Kumar,et al.  Field programmable gate array implementation of a generalized decoder for structured low-density parity check codes , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[7]  D.J.C. MacKay,et al.  Good error-correcting codes based on very sparse matrices , 1997, Proceedings of IEEE International Symposium on Information Theory.

[8]  David Thomas,et al.  The Art in Computer Programming , 2001 .

[9]  Ajay Dholakia,et al.  Reduced-complexity decoding algorithm for low-density parity-check codes , 2001 .

[10]  Zhongfeng Wang,et al.  A 170 Mbps (8176, 7156) quasi-cyclic LDPC decoder implementation with FPGA , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  J. Thorpe.  Low-Density Parity-Check (LDPC) Codes Constructed from Protographs , 2003 .

[12]  S. Olcer,et al.  Decoder architecture for array-code-based LDPC codes , 2003, GLOBECOM '03. IEEE Global Telecommunications Conference (IEEE Cat. No.03CH37489).

[13]  A. Blanksby,et al.  A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.

[14]  J. Villasenor,et al.  Approximate-MIN constraint node updating for LDPC code decoding , 2003, IEEE Military Communications Conference, 2003. MILCOM 2003..

[15]  In-Cheol Park,et al.  Loosely coupled memory-based decoding architecture for low density parity check codes , 2006, IEEE Trans. Circuits Syst. I Regul. Pap..

[16]  Ajay Dholakia,et al.  Efficient implementations of the sum-product algorithm for decoding LDPC codes , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[17]  Payam Pakzad,et al.  VLSI architectures for iterative decoders in magnetic recording channels , 2001 .

[18]  Ajay Dholakia,et al.  Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.

[19]  Keshab K. Parhi,et al.  Area efficient decoding of quasi-cyclic low density parity check codes , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.