Modeling techniques and tests for partial faults in memory devices
暂无分享,去创建一个
[1] Ad J. van de Goor,et al. Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.
[2] Zaid Al-Ars,et al. Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[3] Ad J. van de Goor,et al. Impact of memory cell array bridges on the faulty behavior in embedded DRAMs , 2000, Proceedings of the Ninth Asian Test Symposium.
[4] Carlos Delgado Kloos,et al. Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[5] A. J. van de Goor,et al. Testing Semiconductor Memories: Theory and Practice , 1998 .
[6] Zaid Al-Ars,et al. Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).