A high efficient memory architecture for H.264/AVC motion compensation

In H.264/AVC decoding system, motion compensation operation occupies about 80% of the total memory access and becomes the system bottleneck. In this paper, a high efficient memory architecture for H.264/AVC motion compensation is proposed to extremely reduce external memory access bandwidth. A four-level hierarchical memory organization scheme is utilized to explore the reusability of neighboring blocks at an acceptable area cost. To improve the system processing throughput, five optimization techniques are adopted in motion compensation operation, which enable video decoder to achieve real-time decoding of HD 1080p video stream when operating at 110 MHz. Compared with the existing works, the proposed architecture is able to reduce the memory bandwidth requirement in motion compensation progress by 83.7% and performs better in the real-time application.

[1]  Yongdong Zhang,et al.  High throughput and low memory access sub-pixel interpolation architecture for H.264/AVC HDTV decoder , 2005, IEEE Transactions on Consumer Electronics.

[2]  W. Zhihua,et al.  A Hardware-Software Co-design for H . 264 / AVC Decoder , 2006 .

[3]  Zhang Chun,et al.  A Hardware-Software Co-design for H.264/AVG Decoder , 2006, 2006 IEEE Asian Solid-State Circuits Conference.

[4]  Jiun-In Guo,et al.  A 160K Gates/4.5 KB SRAM H.264 Video Decoder for HDTV Applications , 2006, IEEE Journal of Solid-State Circuits.

[5]  Hui Li,et al.  A H.264 video decoder with scheme of efficient bandwidth optimization for motion compensation , 2007, 2007 International Symposium on Communications and Information Technologies.

[6]  Hyuk-Jae Lee,et al.  Cache Organizations for H.264/AVC Motion Compensation , 2007, 13th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA 2007).

[7]  Oliver Chiu-sing Choy,et al.  A Power-Efficient and Self-Adaptive Prediction Engine for H.264/AVC Decoding , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Anantha Chandrakasan,et al.  Multicore Processing and Efficient On-Chip Caching for H.264 and Future Video Decoders , 2009, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  Satoshi Goto,et al.  Block-pipelining cache for motion compensation in high definition H.264/AVC video decoder , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[10]  Liang-Gee Chen,et al.  Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control , 2009, 2009 IEEE International Conference on Acoustics, Speech and Signal Processing.